## FEATURES

True rms response<br>Excellent temperature stability Up to $\mathbf{3 0} \mathbf{d B}$ input dynamic range at $4 \mathbf{~ G H z}$ $50 \Omega$ input impedance<br>1.25 V rms, +15 dBm , maximum input<br>Single-supply operation: 2.7 V to 5.5 V<br>Low power: $\mathbf{3} \mathbf{~ m W}$ at 3 V supply<br>RoHS Compliant<br>\section*{APPLICATIONS}<br>Measurement of CDMA, CDMA2000, W-CDMA, and QPSK/QAM-based OFDM, and other complex modulation waveforms<br>RF transmitter or receiver power measurement

## GENERAL DESCRIPTION

The ADL5501 is a mean-responding power detector for use in high frequency receiver and transmitter signal chains from 50 MHz to 4 GHz . It is easy to apply, requiring only a single supply between 2.7 V and 5.5 V and a power supply decoupling capacitor. The input is internally ac-coupled and has a nominal input impedance of $50 \Omega$. The output is a linear-responding dc voltage with a conversion gain of $6.6 \mathrm{~V} / \mathrm{V} \mathrm{rms}$ at 900 MHz .

The ADL5501 is intended for true power measurement of simple and complex waveforms. The device is particularly useful for measuring high crest factor (high peak-to-rms ratio) signals, such as CDMA, CDMA2000, W-CDMA, and QPSK/QAM-based OFDM waveforms. The on-chip modulation filter provides adequate averaging for most waveforms. The on-chip, $100 \Omega$ series resistance at the output

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.
combined with an external shunt capacitor creates a low-pass filter response that reduces the residual ripple in the dc output voltage. For more complex waveforms, an external capacitor at the FLTR pin can be used for supplementary signal demodulation.

The ADL5501 offers excellent temperature stability across a 30 dB range and near 0 dB measurement error across temperature over the top portion of the dynamic range. In addition to its temperature stability, the ADL5501 offers low process variations which further reduces calibration complexity.

The ADL5501 operates from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and is available in a 6-lead, $2.0 \mathrm{~mm} \times 2.1 \mathrm{~mm}$ SC-70 package. It is fabricated on a proprietary high $\mathrm{f}_{\mathrm{T}}$ silicon bipolar process.

## TARGET SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}, \mathrm{C}_{\text {fLTR }}=$ Open, Cout $=100 \mathrm{nF}$, unless otherwise noted.
Table 1.

| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE | (Input RFIN) | 50 |  | 4000 | MHz |
| RMS CONVERSION ( $\mathrm{f}=100 \mathrm{MHz}$ ) <br> Input Impedance <br> Input Return Loss <br> Dynamic Range ${ }^{1}$ <br> $\pm 1 \mathrm{~dB}$ Error ${ }^{2}$ <br> Conversion Gain <br> Output Intercept ${ }^{3}$ <br> Output Voltage—High Power In <br> Output Voltage—Low Power In Temperature Sensitivity | (Input RFIN to output VRMS) $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \text { VOUT }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \\ & \text { PII }=+5 \mathrm{dBm}, 400 \mathrm{mV} \text { rms } \\ & \mathrm{P}_{\text {IN }}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \\ & \mathrm{PIN}^{2}=-5 \mathrm{dBm} \\ & 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & 77\|\mid 4.7 \\ & 12.5 \\ & \\ & \text { TBD } \\ & 30 \\ & 7.4 \\ & 0.03 \\ & 3.06 \\ & 0.17 \\ & \\ & 0.0026 \\ & -0.0023 \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\Omega \\| p F$ <br> dB <br> dB <br> dB <br> V/V rms <br> V <br> V <br> V <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| RMS CONVERSION ( $\mathrm{f}=900 \mathrm{MHz}$ ) <br> Input Impedance <br> Input Return Loss <br> Dynamic Range <br> $\pm 1 \mathrm{~dB}$ Error <br> Conversion Gain <br> Output Intercept <br> Output Voltage—High Power In <br> Output Voltage—Low Power In Temperature Sensitivity | (Input RFIN to output VRMS) $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \text { VOUT }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \\ & \text { PIN }=+5 \mathrm{dBm}, 400 \mathrm{mV} \text { rms } \\ & \mathrm{PIN}^{2}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \\ & \mathrm{PIN}^{2}=-5 \mathrm{dBm} \\ & 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C} \end{aligned}$ |  | $40\|\mid 0.7$ 16.5 TBD 26 6.6 0.03 2.69 0.15 0.0039 -0.0046 |  | $\Omega \\| p F$ <br> dB <br> dB <br> dB <br> V/V rms <br> V <br> V <br> V <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| RMS CONVERSION ( $\mathrm{f}=1900 \mathrm{MHz}$ ) <br> Input Impedance <br> Input Return Loss <br> Dynamic Range $\pm 1 \mathrm{~dB}$ Error <br> Conversion Gain <br> Output Intercept <br> Output Voltage—High Power In <br> Output Voltage—Low Power In Temperature Sensitivity | (Input RFIN to output VRMS) $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \text { VOUT }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \\ & \text { PIN }=+5 \mathrm{dBm}, 400 \mathrm{mV} \text { rms } \\ & \text { PIN }=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \\ & \mathrm{PIN}^{2}=-5 \mathrm{dBm} \\ & 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C} \end{aligned}$ |  | $64\|\mid-0.5$ 13.5 TBD 33 5.7 0.02 2.36 0.13 0.0049 -0.0076 |  | $\Omega \\| p F$ <br> dB <br> dB <br> dB <br> V/V rms <br> V <br> V <br> V <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |


| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RMS CONVERSION ( $\mathrm{f}=2350 \mathrm{MHz}$ ) <br> Input Impedance <br> Input Return Loss <br> Dynamic Range <br> $\pm 1 \mathrm{~dB}$ Error <br> Conversion Gain <br> Output Intercept <br> Output Voltage—High Power In <br> Output Voltage—Low Power In Temperature Sensitivity | (Input RFIN to output VRMS) $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \text { VOUT }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \\ & \text { PIN }=+5 \mathrm{dBm}, 400 \mathrm{mV} \text { rms } \\ & \mathrm{P}_{\text {IN }}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \\ & \mathrm{P}_{\text {IN }}=-5 \mathrm{dBm} \\ & 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 83 \\|-0.06 \\ & 12 \\ & \\ & \text { TBD } \\ & 32 \\ & 5.1 \\ & 0.02 \\ & 2.11 \\ & 0.12 \\ & \\ & 0.0051 \\ & -0.0142 \end{aligned}$ |  | $\Omega \\| p F$ <br> dB <br> dB <br> dB <br> V/V rms <br> V <br> V <br> V <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| OUTPUT OFFSET | No signal at RFIN |  | 50 | TBD | mV |
| ENABLE INTERFACE <br> Logic Level to Enable Power, HI Condition Input Current when HI Logic Level to Disable Power, LO Condition Power-Up Response Time ${ }^{4}$ | (Pin ENBL) <br> $2.7 \leq \mathrm{V}_{\mathrm{S}} \leq 5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ <br> 2.7 V at ENBL, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ <br> $2.7 \leq \mathrm{V}_{\mathrm{S}} \leq 5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ <br> $\mathrm{C}_{\text {FLTR }}=\mathrm{C}_{\text {out }}=$ Open, 0 dBm at RFIN <br> $C_{\text {FLIR }}=100 \mathrm{nF}$, Cout $=$ Open, 0 dBm at RFIN | $\begin{aligned} & 1.8 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 5 \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {Pos }} \\ & \text { TBD } \\ & 0.8 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> V <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current <br> Total Supply Current when Disabled | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ <br> No signal at RFIN, ENBL Input $\mathrm{HI}^{5}$ <br> No signal at RFIN, ENBL Input LO | 2.7 | $\begin{aligned} & 1.0 \\ & <1 \end{aligned}$ | 5.5 <br> TBD | V <br> mA <br> $\mu \mathrm{A}$ |

${ }^{1}$ The available output swing, and hence the dynamic range, is altered by the supply voltage; see TDB.
${ }^{2}$ Error referred to best-fit line at $25^{\circ} \mathrm{C}$
${ }^{3}$ Calculated using linear regression.
${ }^{4}$ The response time is measured from $10 \%-90 \%$ of settling level; see TDB.
${ }^{5}$ Supply current is input level dependant; see TBD.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage $\mathrm{V}_{\mathrm{S}}$ | 5.5 V |
| VRMS | $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}$ |
| RFIN | 1.25 V rms |
| Equivalent Power, re $50 \Omega$ | 15 dBm |
| Internal Power Dissipation | TBD mW |
| $\theta_{\mathrm{JA}}(\mathrm{SC}-70)$ | $\mathrm{TBD})$ |
| Maximum Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. 6-Lead SC-70 Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | VPOS | Supply Voltage Pin. Operational range 2.7 V to 5.5 V . <br> Modulation Filter Pin. Connection for an External Capacitor to lower the corner frequency of the modulation filter. <br> Capacitor is connected between FLTR and $\mathrm{V}_{5}$. The on-chip filter is approximately TBD pF. For simple waveforms, <br> no further filtering of the demodulated signal is required. <br> Signal Input Pin. Internally ac-coupled after internal termination resistance. Nominal $50 \Omega$ input impedance. |
| 3 | FLTR | RFIN |
| 4 | COMM | Device Ground Pin. <br> Enable Pin. Connect Pin to V ${ }_{s}$ for Normal Operation. Connect pin to ground for disable mode for a supply current <br> less than $1 \mu \mathrm{~A}$. |
| 6 | ENBL | Output Pin. Rail-to-rail voltage output with limited 3 mA current drive capability. The output has an internal <br> $100 \Omega$ series resistance. High resistive loads are recommended to preserve output swing. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{FLTR}}=$ Open, Cout $=100 \mathrm{nF}$, Colors: black $=+25^{\circ} \mathrm{C}$, blue $=-40^{\circ} \mathrm{C}$, red $=+85^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 3. Output vs. Input Level, Frequencies $100 \mathrm{MHz}, 450 \mathrm{MHz}, 900 \mathrm{MHz}$, 1900 MHz, 2350 MHz, 2700 MHz, 3500 MHz, and 3900 MHz, Supply 5.0 V


Figure 4. Output vs. Input Level (Linear Scale), Freq $100 \mathrm{MHz}, 450 \mathrm{MHz}, 900 \mathrm{MHz}$, 1900 MHz, 2350 MHz, 2700 MHz, 3500 MHz, and 3900 MHz, Supply 5.0 V


Figure 5. Temperature Drift Distributions for 3 Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 100 MHz , Supply 5.0 V


Figure 6. Linearity Error vs. Input Level, Freq $100 \mathrm{MHz}, 450 \mathrm{MHz}, 900 \mathrm{MHz}$, $1900 \mathrm{MHz}, 2350 \mathrm{MHz}, 2700 \mathrm{MHz}, 3500 \mathrm{MHz}$, and 3900 MHz , Supply 5.0 V


Figure 7. Return Loss vs. Frequency


Figure 8. Output Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for 3 Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 100 MHz , Supply 5.0 V


Figure 9. Temperature Drift Distributions for 3 Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 900 MHz , Supply 5.0 V


Figure 10. Temperature Drift Distributions for 3 Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 1900 MHz , Supply 5.0 V


Figure 11. Temperature Drift Distributions for 3 Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 2350 MHz , Supply 5.0 V


Figure 12. Output Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for 3 Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 900 MHz , Supply 5.0 V


Figure 13. Output Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for 3 Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 1900 MHz , Supply 5.0 V


Figure 14. Output Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for 3 Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 2350 MHz , Supply 5.0 V


Figure 15. Temperature Drift Distributions for 3 Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 2700 MHz , Supply 5.0 V


Figure 16. Temperature Drift Distributions for 3 Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 3500 MHz , Supply 5.0 V


Figure 17. Temperature Drift Distributions for 3 Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 3900 MHz , Supply 5.0 V


Figure 18. Output Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for 3 Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 2700 MHz , Supply 5.0 V


Figure 19. Output Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for 3 Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 3500 MHz , Supply 5.0 V


Figure 20. Output Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for 3 Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 3900 MHz , Supply 5.0 V


Figure 21. Error from CW Linear Reference vs. Input with Various WCDMA Up Link Waveforms at 1900 MHz, C $_{\text {FLTR }}=$ Open, Cout $=100 \mathrm{nF}$


Figure 22. Error from CW Linear Reference vs. Input with Various CDMA2000 Reverse Link Waveforms at $900 \mathrm{MHz}, C_{\text {FLTR }}=1 \mathrm{nF}, C_{\text {OUt }}=100 \mathrm{nF}$

## EVALUATION BOARD

Figure 23 shows the schematic of the ADL5501 evaluation board. The layout and silkscreen of the evaluation board layers are shown in Figure 24 to Figure 27. The board is powered by a single supply in the 2.7 V to 5.5 V range. The power supply is decoupled by 100 pF and $0.1 \mu \mathrm{~F}$ capacitors. Table 4 details the various configuration options of the evaluation board.

Problems caused by impedance mismatch can arise using the evaluation board to examine the ADL5501 performance. One way to reduce these problems is to put a coaxial 3 dB attenuator on the RFIN SMA connector. Mismatches at the source, cable, and cable interconnection, as well as those occurring on the evaluation board, can cause these problems.

A simple (and common) example of such a problem is triple travel due to mismatch at both the source and the evaluation
board. Here the signal from the source reaches the evaluation board and mismatch causes a reflection. When that reflection reaches the source mismatch, it causes a new reflection, which travels back to the evaluation board, adding to the original signal incident at the board. The resultant voltage varies with both cable length and frequency dependence on the relative phase of the initial and reflected signals. Placing the 3 dB pad at the input of the board improves the match at the board and thus reduces the sensitivity to mismatches at the source. When such precautions are taken, measurements are less sensitive to cable length and other fixture issues. In an actual application when the distance between ADL5501 and source is short and welldefined, this 3 dB attenuator is not needed.


Table 4. Evaluation Board Configuration Options

| Component | Description | Default Condition |
| :---: | :---: | :---: |
| VPOS, GND | Ground and Supply Vector Pins. | Not Applicable |
| C1, C2 | Power Supply Decoupling. The nominal supply decoupling of $0.01 \mu \mathrm{~F}$ and 100 pF . | $\begin{aligned} & C 1=0.1 \mu F(\text { Size 0402 }) \\ & C 2=100 \mathrm{pF}(\text { Size 0402 }) \end{aligned}$ |
| C3 | Filter Capacitor. The internal averaging capacitor can be augmented by placing additional capacitance in C3. | C3 = Open (Size 0402) |
| R2, R3, C4 | Output Filtering. The combination of the internal $100 \Omega$ output resistance and $C 4$ produce a low-pass filter to reduce output ripple. The output can also be scaled down using the resistor divider pads, R3 and R8. In addition, resistors and capacitors can be placed in C4 and R8 to load test VRMS. | $\begin{aligned} & \text { R2 }=\text { Open (Size 0402) } \\ & \text { R3 }=0 \Omega(\text { Size 0402) } \\ & \text { C4 }=100 \mathrm{nF}(\text { Size 0402 }) \end{aligned}$ |
| R4, SW1 | Device Enable. When the switch is set towards the "SW1" label, the ENBL pin is connected to VPOS and the ADL5501 is in operating mode. In the opposite switch position, the ENBL pin is grounded (through the $49.9 \Omega$ resistor) putting the device in power-down mode. While in this switch position, the ENBL pin can be driven by a signal generator via the SMA labeled ENBL. In this case, R4 serves as a termination resistor for generators requiring a $50 \Omega$ match. | $R 4=49.9 \Omega$ (Size 0402) <br> SW1 = towards "SW1" <br> label |
| R1, R5 | Alternate Interface. R6 allows VOUT to be accessible from the edge connector, which is only used for characterization. | $\begin{aligned} & \text { R1 }=\text { Open (Size 0402) } \\ & \text { R5 }=\text { Open (Size 0402) } \end{aligned}$ |



Figure 24. Layout of Component Side


Figure 25. Layout of Circuit Side


Figure 26. Silkscreen of Component Side


Figure 27. Silkscreen of Circuit Side

## ADL5501

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203-AB
Figure 28. 6-Lead Thin Shrink Small Outline Transistor Package [SC-70] (KS-6)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | Temperature <br> Range | Package Description | Package <br> Outline | Branding | Ordering <br> Quantity |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADL5501AKSZ- | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead SC-70, 7"Tape and Reel | $\mathrm{KS}-6$ | Q0Z | 3,000 |
| R7 $^{1}$ |  | KS-6 | Q0Z | 250 |  |
| ADL5501AKSZ-R2 <br> ADL5501-EVAL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead SC-70, 7"Tape and Reel <br> Evaluation Board |  |  |  |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

## NOTES

