

ADA10000

Linear Amplifier MMIC Data Sheet - Rev 2.2


FEATURES

High Linearity: +15 dBm IIP3

• Low Noise Figure: 2.0 dB

Single Supply: +8 VDC

Wide Bandwidth: 50 MHz to 1 GHz



PRODUCT DESCRIPTION

The ADA10000 is a monolithic IC intended for use in applications requiring high linearity, such as Cellular Telephone Base Station Driver Amplifiers, CATV Fiber Receiver and Distribution Amplifiers and CATV Drop

Amplifiers. Offered in a modified 16 lead surface mount SOIC package, it is well suited for use in amplifiers where small size, reduced component count, and high reliability are important.




Figure 1: Block Diagram




Figure 2: Pin Out

Table 1: Pin Description

PIN	NAME	DESCRIPTION	PIN	NAME	DESCRIPTION
1	GND	Ground	9	GND	Ground
2	GND	Ground	10	GND	Ground
3	GND	Ground	11	GND	Ground
4	GND	Ground	12	GND	Ground
5	GND	Ground	13	GND	Ground
6	RF _{IN}	RF Input	14	RF _{out}	RF Output / Supply
7	GND	Ground	15	GND	Ground
8	GND	Ground	16	GND	Ground

Table 2: Absolute Maximum and Minimum Ratings

PARAMETER	MIN	MAX	UNIT
Supply (pin 14)	0	+12	VDC
RF Power at Input (pin 6)	-	+10	dBm
Storage Temperature	-65	+150	°C
Soldering Temperature	-	260	°C
Soldering Time	-	5	sec

Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.

Note:

Table 3: Operating Ranges

PARAMETER	MIN	TYP	MAX	UNIT
RF Input / Output Frequency	50	-	1000	MHz
Supply Voltage: VDD (pin 14)	+4	+8	+9	VDC
Case Temperature	-40	-	+85 (1)	°C

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.

Note:

(1) Median time to failure will degrade above this temperature.



^{1.} Pin 6 should be AC-coupled. No external DC bias should be applied.

Table 4: Electrical Specifications $(T_A = +25 \,^{\circ}\text{C}, V_{DD} = +8 \,\text{VDC}, \text{ Test System} = 75\Omega)$

PARAMETER	MIN	TYP	MAX	UNIT
CSO (1) / CSO (2)	60 / 62	1	Ī	dBc
CTB (1) /CTB (2)	65 / 74	1	Ī	dBc
Gain	14	15	Ī	dB
Noise Figure	-	2.0	3.5	dB
2nd Order Input Intercept Point (IIP2) (3)	+29	+34	-	dBm
3rd Order Input Intercept Point (IIP3) (3)	+13	+15	-	dBm
Thermal Resistance	-	-	35	°CW
Current Consumption (4)	50	-	150	mA

Notes:

- (1) 160 channels, +17 dBmV per channel (measured at output), 6 MHz channel spacing
- (2) 80 channels, +19 dBmV per channel (measured at output), 6 MHz channel spacing.
- (3) Two tones, -10 dBm per tone at input
- (4) The device can be operated at VDD = +6 VDC for lower power dissipation. Refer to the figures on page 5 for performance variation with supply voltage.




Figure 3: Test Circuit

PERFORMANCE DATA

Figure 4: Gain Noise Figure vs. Frequency




Figure 5: Gain and Noise Figure vs. VDD





Figure 6: IIP2, IIP3 vs. VDD



Notes:

- 1. IIP2 measured at 986.5 MHz; Input = two tones at 55.25 MHz and 931.25 MHz at -10 dBm.
- 2. IIP3 measured with two tones at the input: 986.5 MHz and 992.5 MHz at -10 dBm.

Figure 7: Output Power vs. Input Power




Figure 8: Input Impedance

START: 0.050 GHz STOP: 1.00 GHz






Figure 9: Output Impedance



Measured in 75 Ω System

PACKAGE OUTLINE



s _{y_{MB}o_L}	INCHES MILLI	MILLIMETERS		NOTE	
<u>٩</u>	MIN.	MAX.	MIN.	MAX.	1
Α	0.058	0.068	1.47	1.73	
A ₁	0.004	0.010	0.10	0.25	
A ₂	0.055	0.065	1.40	1.65	
В	0.013	0.020	0.33	0.50	
В ₁	0.062	0.070	1.58	1.78	
С	0.008	0.010	0.20	0.25	4
D	0.380	0.400	9.66	10.16	2
Е	0.150	0.160	3.81	4.06	3
е	0.050	BSC	1.27	BSC	
Н	0.226	0.244	5.74	6.20	
L	0.016	0.040	0.41	1.02	
LE	0.030	_	0.76	_	
а	0	8	0	8	

NOTES:

- 1. CONTROLLING DIMENSION: INCHES
- DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 [0.15mm] PER SIDE.
- 3. DIMENSION "E" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.010 [0.25mm] PER SIDE.
- 4. LEAD THICKNESS AFTER PLATING TO BE 0.013 [0.33mm] MAXIMUM.

Figure 10: S3 Package Outline - Modified 16 Pin SOIC

ADA10000 ORDERING INFORMATION

ORDER NUMBER	TEMPERATURE RANGE	PACKAGE DESCRIPTION	COMPONENT PACKAGING
ADA10000S3CTR	-40 °C to +85 °C	Modified 16 Pin SOIC	3,500 piece Tape and Reel
ADA10000S3C	-40 °C to +85 °C	Modified 16 Pin SOIC	Plastic tubes (50 pieces per tube)



ANADIGICS, Inc.
35 Technology Drive
Warren, New Jersey 07059

Tel: (908) 668-5000 Fax: (908) 668-5132

http://www.anadigics.com Mktg@anadigics.com

IMPORTANT NOTICE

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

WARNING

ANADIGICS products are not intended for use in life support appliances, devices, or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.

