

---

# HM514105D Series

4194304-word  $\times$  1-bit Dynamic RAM

# HITACHI

ADE-203-690(Z)  
Preliminary  
Rev. 0.0  
Dec. 10, 1996

---

## Description

The Hitachi HM514105D is a CMOS dynamic RAM organized 4,194,304 word  $\times$  1-bit. HM514105D has realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM514105D offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address input permits the HM514105D to be packaged in standard 300-mil 26-pin plastic SOJ and standard 300-mil 26-pin plastic TSOP II.

## Features

- Single 5 V ( $\pm 10\%$ )
- High speed
- Access time: 60 ns/70 ns (max)
- Low power dissipation
  - Active mode: 715 mW/660 mW (max)
  - Standby mode: 11 mW (max)
- EDO page mode capability
- 1024 refresh cycles : 16 ms
- 3 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- Test function

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

---

## HM514105D Series


---

### Ordering Information

| Type No.      | Access time | Package                                     |
|---------------|-------------|---|
| HM514105DS-6  | 60 ns       | 300-mil 26-pin plastic SOJ (CP-26/20D)      |
| HM514105DS-7  | 70 ns       |   |
| HM514105DTT-6 | 60 ns       | 300-mil 26-pin plastic TSOP II (TTP-26/20D) |
| HM514105DTT-7 | 70 ns       |   |

---


Pin Arrangement



Pin Description

| Pin Name         | Function   |
|------------------|--|
| A0 to A10        | Address input<br>— Row A0 to A10<br>Column A0 to A10<br>Refresh A0 to A9 |
| A0 to A9         | Refresh address input  |
| Din              | Data input   |
| Dout             | Data output  |
| $\overline{RAS}$ | Row address strobe   |
| $\overline{CAS}$ | Column address strobe  |
| $\overline{WE}$  | Read/Write enable  |
| $V_{CC}$         | Power supply   |
| $V_{SS}$         | Ground   |
| NC               | No connection  |

## Block Diagram



**Absolute Maximum Ratings**

| Parameter                               | Symbol    | Value        | Unit |
|---|-----------|--------------|------|
| Voltage on any pin relative to $V_{SS}$ | $V_T$     | -1.0 to +7.0 | V    |
| Supply voltage relative to $V_{SS}$     | $V_{CC}$  | -1.0 to +7.0 | V    |
| Short circuit output current            | $I_{out}$ | 50           | mA   |
| Power dissipation                       | $P_T$     | 1.0          | W    |
| Operating temperature                   | $T_{opr}$ | 0 to +70     | °C   |
| Storage temperature                     | $T_{stg}$ | -55 to +125  | °C   |

**Recommended DC Operating Conditions ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

| Parameter          | Symbol   | Min  | Typ | Max | Unit | Note |
|--------------------|----------|------|-----|-----|------|------|
| Supply voltage     | $V_{SS}$ | 0    | 0   | 0   | V    |      |
|                    | $V_{CC}$ | 4.5  | 5.0 | 5.5 | V    | 1    |
| Input high voltage | $V_{IH}$ | 2.4  | —   | 6.5 | V    | 1    |
| Input low voltage  | $V_{IL}$ | -1.0 | —   | 0.8 | V    | 1    |

Note: 1. All voltage referred to  $V_{SS}$ .

# HM514105D Series

## DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

| Parameter  | Symbol           | HM514105D |                 |     |                 | Unit | Test Conditions  |
|--|------------------|-----------|-----------------|-----|-----------------|------|--|
|  |                  | -6        |                 | -7  |                 |      |  |
|  |                  | Min       | Max             | Min | Max             |      |  |
| Operating current* <sup>1,2</sup>  | I <sub>CC1</sub> | —         | 110             | —   | 100             | mA   | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling<br>t <sub>RC</sub> = min                                      |
| Standby current  | I <sub>CC2</sub> | —         | 2               | —   | 2               | mA   | TTL interface<br>$\overline{\text{RAS}}, \overline{\text{CAS}} = V_{\text{IH}}$<br>Dout = High-Z                     |
|  |                  | —         | 1               | —   | 1               | mA   | CMOS interface<br>$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$<br>Dout = High-Z |
| $\overline{\text{RAS}}$ -only refresh current* <sup>2</sup>              | I <sub>CC3</sub> | —         | 110             | —   | 100             | mA   | t <sub>RC</sub> = min  |
| Standby current* <sup>1</sup>  | I <sub>CC5</sub> | —         | 5               | —   | 5               | mA   | $\overline{\text{RAS}} = V_{\text{IH}}, \overline{\text{CAS}} = V_{\text{IL}}$<br>Dout = enable                      |
| $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current | I <sub>CC6</sub> | —         | 110             | —   | 100             | mA   | t <sub>RC</sub> = min  |
| EDO page mode current* <sup>1,3</sup>                                    | I <sub>CC4</sub> | —         | 130             | —   | 120             | mA   | t <sub>HPC</sub> = min   |
| Input leakage current  | I <sub>LI</sub>  | -10       | 10              | -10 | 10              | μA   | 0 V ≤ Vin ≤ 7 V  |
| Output leakage current   | I <sub>LO</sub>  | -10       | 10              | -10 | 10              | μA   | 0 V ≤ Vout ≤ 7 V<br>Dout = disable   |
| Output high voltage  | V <sub>OH</sub>  | 2.4       | V <sub>CC</sub> | 2.4 | V <sub>CC</sub> | V    | High Iout = -2 mA  |
| Output low voltage   | V <sub>OL</sub>  | 0         | 0.4             | 0   | 0.4             | V    | Low Iout = 2 mA  |

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed twice or less while  $\overline{\text{RAS}} = V_{\text{IL}}$ .

3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{\text{IH}}$ .

## Capacitance (Ta = 25°C, V<sub>CC</sub> = 5 V ± 10%)

| Parameter                            | Symbol          | Typ | Max | Unit | Notes |
|--------------------------------------|-----------------|-----|-----|------|-------|
| Input capacitance (Address, Data-in) | C <sub>I1</sub> | —   | 5   | pF   | 1     |
| Input capacitance (Clocks)           | C <sub>I2</sub> | —   | 7   | pF   | 1     |
| Output capacitance (Data-out)        | C <sub>O</sub>  | —   | 7   | pF   | 1, 2  |

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}} = V_{\text{IH}}$  to disable Dout.

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )<sup>\*1, \*13, \*14</sup>
**Test Conditions**

- Input rise and fall time : 2 ns
- Input level :  $V_{IL} = 0\text{ V}$ ,  $V_{IH} = 3.0\text{ V}$
- Input timing reference levels : 0.8 V, 2.4 V
- Output timing reference levels : 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles** (Common parameters)

| Parameter   | Symbol    | HM514105D |       |     |       | Unit | Notes |
|---|-----------|-----------|-------|-----|-------|------|-------|
|   |           | -6        |       | -7  |       |      |       |
|   |           | Min       | Max   | Min | Max   |      |       |
| Random read or write cycle time                                   | $t_{RC}$  | 104       | —     | 124 | —     | ns   |       |
| $\overline{\text{RAS}}$ precharge time                            | $t_{RP}$  | 40        | —     | 50  | —     | ns   |       |
| $\overline{\text{RAS}}$ pulse width                               | $t_{RAS}$ | 60        | 10000 | 70  | 10000 | ns   |       |
| $\overline{\text{CAS}}$ pulse width                               | $t_{CAS}$ | 10        | 10000 | 13  | 10000 | ns   |       |
| Row address setup time  | $t_{ASR}$ | 0         | —     | 0   | —     | ns   |       |
| Row address hold time   | $t_{RAH}$ | 10        | —     | 10  | —     | ns   |       |
| Column address setup time   | $t_{ASC}$ | 0         | —     | 0   | —     | ns   |       |
| Column address hold time  | $t_{CAH}$ | 10        | —     | 13  | —     | ns   |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | $t_{RCD}$ | 20        | 45    | 20  | 52    | ns   | 8     |
| $\overline{\text{RAS}}$ to column address delay time              | $t_{RAD}$ | 15        | 30    | 15  | 35    | ns   | 9     |
| $\overline{\text{RAS}}$ hold time                                 | $t_{RSH}$ | 15        | —     | 18  | —     | ns   |       |
| $\overline{\text{CAS}}$ hold time                                 | $t_{CSH}$ | 48        | —     | 58  | —     | ns   | 19    |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | $t_{CRP}$ | 10        | —     | 10  | —     | ns   |       |
| Transition time (rise and fall)                                   | $t_T$     | 2         | 50    | 2   | 50    | ns   | 7     |
| Refresh period  | $t_{REF}$ | —         | 16    | —   | 16    | ms   |       |

# HM514105D Series

## Read Cycle

| Parameter   | Symbol            | HM514105D |     |     |     | Unit | Notes        |
|---|-------------------|-----------|-----|-----|-----|------|--------------|
|   |                   | -6        |     | -7  |     |      |              |
|   |                   | Min       | Max | Min | Max |      |              |
| Access time from $\overline{\text{RAS}}$            | $t_{\text{RAC}}$  | —         | 60  | —   | 70  | ns   | 2, 3, 15     |
| Access time from $\overline{\text{CAS}}$            | $t_{\text{CAC}}$  | —         | 15  | —   | 18  | ns   | 3, 4, 12, 15 |
| Access time from address                            | $t_{\text{AA}}$   | —         | 30  | —   | 35  | ns   | 3, 5, 12, 17 |
| Read command setup time                             | $t_{\text{RCS}}$  | 0         | —   | 0   | —   | ns   |              |
| Read command hold time to $\overline{\text{CAS}}$   | $t_{\text{RCH}}$  | 0         | —   | 0   | —   | ns   | 16           |
| Read command hold time to $\overline{\text{RAS}}$   | $t_{\text{RRH}}$  | 0         | —   | 0   | —   | ns   | 16           |
| Column address to $\overline{\text{RAS}}$ lead time | $t_{\text{RAL}}$  | 30        | —   | 35  | —   | ns   |              |
| Column address to $\overline{\text{CAS}}$ lead time | $t_{\text{CAL}}$  | 18        | —   | 23  | —   | ns   |              |
| Output buffer turn-off time                         | $t_{\text{OFF}}$  | —         | 15  | —   | 15  | ns   | 6, 17        |
| Turn-off to $\overline{\text{RAS}}$                 | $t_{\text{OFR}}$  | —         | 15  | —   | 15  | ns   | 6, 17        |
| Turn-off to $\overline{\text{WE}}$                  | $t_{\text{WEZ}}$  | —         | 15  | —   | 15  | ns   | 6            |
| Output data hold time                               | $t_{\text{OH}}$   | 5         | —   | 5   | —   | ns   |              |
| Output data hold time from $\overline{\text{RAS}}$  | $t_{\text{OHR}}$  | 5         | —   | 5   | —   | ns   |              |
| Read command hold time from $\overline{\text{RAS}}$ | $t_{\text{RCHR}}$ | 60        | —   | 70  | —   | ns   |              |
| Read command hold time from $\overline{\text{CAS}}$ | $t_{\text{RCHC}}$ | 15        | —   | 18  | —   | ns   |              |
| Read command hold time from column address          | $t_{\text{RCHA}}$ | 30        | —   | 35  | —   | ns   |              |

## Write Cycle

| Parameter  | Symbol           | HM514105D |     |     |     | Unit | Notes |
|--|------------------|-----------|-----|-----|-----|------|-------|
|  |                  | -6        |     | -7  |     |      |       |
|  |                  | Min       | Max | Min | Max |      |       |
| Write command setup time                           | $t_{\text{WCS}}$ | 0         | —   | 0   | —   | ns   | 10    |
| Write command hold time                            | $t_{\text{WCH}}$ | 10        | —   | 13  | —   | ns   |       |
| Write command pulse width                          | $t_{\text{WCP}}$ | 10        | —   | 10  | —   | ns   |       |
| Write command to $\overline{\text{RAS}}$ lead time | $t_{\text{RWL}}$ | 10        | —   | 13  | —   | ns   |       |
| Write command to $\overline{\text{CAS}}$ lead time | $t_{\text{CWL}}$ | 10        | —   | 13  | —   | ns   |       |
| Data-in setup time                                 | $t_{\text{DS}}$  | 0         | —   | 0   | —   | ns   |       |
| Data-in hold time                                  | $t_{\text{DH}}$  | 10        | —   | 13  | —   | ns   |       |



Refresh Cycle

| Parameter  | Symbol           | HM514105D |     |     |     | Unit | Notes |
|--|------------------|-----------|-----|-----|-----|------|-------|
|  |                  | -6        |     | -7  |     |      |       |
|  |                  | Min       | Max | Min | Max |      |       |
| $\overline{\text{CAS}}$ setup time (CBR refresh cycle)                 | $t_{\text{CSR}}$ | 10        | —   | 10  | —   | ns   |       |
| $\overline{\text{CAS}}$ hold time (CBR refresh cycle)                  | $t_{\text{CHR}}$ | 10        | —   | 10  | —   | ns   |       |
| $\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time | $t_{\text{RPC}}$ | 10        | —   | 10  | —   | ns   |       |
| $\overline{\text{CAS}}$ precharge time in normal mode                  | $t_{\text{CPN}}$ | 10        | —   | 13  | —   | ns   |       |

EDO Page Mode Cycle

| Parameter  | Symbol            | HM514105D |        |     |        | Unit | Notes     |
|--|-------------------|-----------|--------|-----|--------|------|-----------|
|  |                   | -6        |        | -7  |        |      |           |
|  |                   | Min       | Max    | Min | Max    |      |           |
| EDO page mode cycle time   | $t_{\text{HPC}}$  | 25        | —      | 30  | —      | ns   | 18        |
| EDO page mode $\overline{\text{CAS}}$ precharge time                     | $t_{\text{CP}}$   | 10        | —      | 13  | —      | ns   |           |
| EDO page mode $\overline{\text{RAS}}$ pulse width                        | $t_{\text{RASC}}$ | —         | 100000 | —   | 100000 | ns   | 11        |
| Access time from $\overline{\text{CAS}}$ precharge                       | $t_{\text{ACP}}$  | —         | 35     | —   | 40     | ns   | 3, 12, 15 |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | $t_{\text{RHCP}}$ | 35        | —      | 40  | —      | ns   |           |
| Output data hold time from $\overline{\text{CAS}}$ low                   | $t_{\text{DOH}}$  | 3         | —      | 3   | —      | ns   |           |
| Read command hold time from $\overline{\text{CAS}}$ precharge            | $t_{\text{RCHP}}$ | 35        | —      | 40  | —      | ns   |           |


Test Mode Cycle

| Parameter                                   | Symbol          | HM514105D |     |     |     | Unit | Notes |
|---|-----------------|-----------|-----|-----|-----|------|-------|
|   |                 | -6        |     | -7  |     |      |       |
|   |                 | Min       | Max | Min | Max |      |       |
| Test mode $\overline{\text{WE}}$ setup time | $t_{\text{WS}}$ | 0         | —   | 0   | —   | ns   |       |
| Test mode $\overline{\text{WE}}$ hold time  | $t_{\text{WH}}$ | 10        | —   | 10  | —   | ns   |       |


- Notes:
1. AC measurements assume  $t_{\tau} = 2 \text{ ns}$ .
  2. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
  4. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ .
  5. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ .
  6.  $t_{\text{OFF}}(\text{max})$ ,  $t_{\text{OFR}}(\text{max})$  and  $t_{\text{WEZ}}(\text{max})$  define the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  7.  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
  8. Operation with the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  9. Operation with the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  10. if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.
  11.  $t_{\text{RASC}}$  defines  $\overline{\text{RAS}}$  pulse width in EDO page mode cycles.
  12. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{ACP}}$ .
  13. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles is required.
  14. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits - - - RA10, CA10 and CA0. This test mode operation can be performed by  $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle or a  $\overline{\text{RAS}}$ -only refresh cycle.
  15. In a test mode read cycle, the value of  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{ACP}}$  is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  16. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied
  17. Data output turns off and becomes high impedance from later rising edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . Hold time and turn off time are specified by the timing specifications of later rising edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  between  $t_{\text{OHR}}$  and  $t_{\text{OH}}$ , and between  $t_{\text{OFF}}$  and  $t_{\text{OFR}}$ .
  18.  $t_{\text{HPC}}(\text{min})$  can be achieved during a series of EDO page mode early write cycles or EDO page mode read cycles.
  19.  $t_{\text{CSH}}(\text{min})$  can be achieved when  $t_{\text{RCD}} \leq t_{\text{CSH}}(\text{min}) - t_{\text{CAS}}(\text{min})$ .
  20. XXX: H or L (H:  $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$ , L:  $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$ )  
/////: Invalid Dout

Timing Waveforms\*20

Read Cycle




## Early Write Cycle




\*  $t_{WCS} \geq t_{WCS}(\text{min})$


**RAS-Only Refresh Cycle**




**CAS-Before-RAS Refresh Cycle**



## Hidden Refresh Cycle




EDO Page Mode Read Cycle ( $t_{HPC}$  minimum cycle operation)




# HM514105D Series

## EDO Page Mode Early Write Cycle ( $t_{HPC}$ minimum cycle operation)






Test Mode Cycle



# HM514105D Series

## Test Mode Set Cycle


### $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -Before $\overline{\text{RAS}}$ -Refresh Cycle



Package Dimensions

HM514105DS Series (CP-26/20D)

Unit: mm



|              |           |
|--------------|-----------|
| Hitachi Code | CP-26/20D |
| JEDEC Code   | MO-077-AA |
| EIAJ Code    | SC-633A   |
| Weight       | 0.6 g     |



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Domacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

---

# HM514105D Series

---

## Revision Record

| Rev. | Date          | Contents of Modification | Drawn by | Approved by |
|------|---------------|--------------------------|----------|-------------|
| 0.0  | Dec. 10, 1996 | Initial issue            |          |             |

---