

Edition May 26, 2004 6251-608-1PD



Contents

Page	Section	Title
3	1.	Introduction
3	1.1.	Features
7	1.2.	Abbreviations
9	2.	Package and Pins
9	2.1.	Package Outline Dimensions
10	2.2.	Pin Assignment
11	2.3.	External Components
12	3.	Electrical Data
12	3.1.	Absolute Maximum Ratings
13	3.2.	Recommended Operating Conditions
14	3.3.	Characteristics
15	3.4.	Recommended Quartz Crystal Characteristics
16	4.	CPU, RAM, ROM and Banking
17	5.	Core Logic
17	5.1.	Control Register CR
19	6.	Hardware Options
19	6.1.	Functional Description
20	7.	Differences
22	8.	Data Sheet History

Micronas

1. Introduction

■ Release Note: Revision bars indicate significant changes to the previous edition.

The IC is a single-chip controller for use in automotive applications. The CPU on the chip is an upgrade of the 65C02 with 16-bit internal data and 24-bit address bus. The chip consists of timer/counters, an interrupt controller, a multichannel A/D converter, a stepper motor and LCD driver, CAN interfaces and PWM outputs. This document provides MCM Flash hardware-specific information. General information on operating the IC can be found in the document "CDC16xxF-E Automotive Controller - Family User Manual, CDC1605F-E Automotive Controller Specification" (6251-606-1PD).

1.1. Features

Table 1-1: CDC16xxF Family Feature List

	Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM	
	Core									
	CPU	16-bit 65C816, fe	eaturing software c	ompatibility with its	8-bit NMOS and C	MOS 6500-series	predecessors			
	CPU-Active Operation Modes	FAST, SLOW and DEEP SLOW WAKE and IDLE			FAST and SLOW					
	Power-Saving Modes (CPU Inactive)				-					
	EMI Reduction Mode	selectable in FAST mode								
I	Oscillators	4 to 12 MHz Qua	artz and 20 to 57 kl	Hz internal RC	4 MHz to 12 MHz Quartz					
	RAM	6 KB		2 KB	6 KB 2.75 KB 4 KB			6 KB		
	ROM	ROMIess, external pro- gram storage with up to 16 MB, internal 2 KB Boot ROM	256 KB Flash, bottom boot configuration, internal 2 KB Boot ROM	64 KB	ROMIess, external pro- gram storage with up to 16 MB, internal 2 KB Boot ROM	256 KB Flash, bottom boot configuration, internal 2 KB Boot ROM	90 KB	128 KB	216 KB	

Table 1-1: CDC16xxF Family Feature List, continued

Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM
Multiplier, 8 by 8 bit	v			-				
Digital Watchdog	V							
Central Clock Divider	✓							
Interrupt Controller expanding NMI	16 inputs,15 prio	rity levels						
Port Interrupts including Slope Selection	4 inputs	nputs						
Port Wake-Up Inputs including Slope / Level Selection	10			-				
Patch Module	10 ROM locations 5 ROM locations			10 ROM locations 5 ROM locations			6 ROM locations	
Boot System	allows in-system downloading of code and data into RAM via serial link		-	allows in-system downloading of code and data into RAM via serial link		-	-	-
Analog								
Reset/Alarm	Combined Input	for Regulator Input	Supervision					
Clock and Supply Supervision	V							
10-bit ADC, charge balance type	9 channels (5 ch	annels selectable a	as digital input)					
ADC Reference	VREF Pin							
Comparators	P06COMP with 1	1/2 AVDD reference	e					
LCD	Internal processi	ng of all analog vol	tages for the LCD	driver				

Micronas

Table 1-1: CDC16xxF Family Feature List, continued

Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM
Communication								
DMA	1 DMA Channel Graphics Bus in	for serving the terface	-	1 DMA Channel Graphics Bus int	for serving the terface	-	1 DMA Channel Graphics Bus in	for serving the terface
UART	3: UARTO, UART	Γ1 and UART2	1: UART0	3: UARTO, UART	Γ1 and UART2	1: UART0	3: UARTO, UAR	T1 and UART2
Synchronous Serial Peripheral Interfaces	2: SPI0 and SPI	1	1: SPI0	SPI0 2: SPI0 and SPI1		1: SPI0	2: SPI0 and SPI	1
Full CAN modules V2.0B	3: CAN0, CAN1 256-byte object (LCAN000F)		1: CAN0 with 256-byte object RAM (LCAN000F)	3: CAN0, CAN1 and CAN2 with 256-byte object RAM each (LCAN0009)		1: CAN0 with 256-byte object RAM (LCAN0009)	2: CAN0 and CAN1 with 256-byte object RAM each (LCAN0009)	
DIGITbus	1 master module)	-	1 master module -		-	1 master module	Э
Input & Output			1					
Universal Ports select- able as 4:1 mux LCD Segment/Backplane lines or Digital I/O Ports	up to 52 I/O or 4 in groups of two,	8 LCD segment lin configurable as I/0	nes (=192 segments O or LCD	s),				
Universal Port Slew Rate	HW preselectab	le						
Stepper Motor Control Modules with High-Cur- rent Ports	5 Modules, 24 d	I/dt controlled ports	S					
8-bit PWM Modules	5 Modules: PWM PWM2, PWM3 a		3 Modules: PWM0, PWM1, PWM2	5 Modules: PWN PWM2, PWM3 a		2 Modules: PWM0, PWM1	5 Modules: PWM PWM2, PWM3 a	
Audio Module with auto- decay	~		,			,		
SW selectable Clock outputs	2	2						

Item	CDC1605F-E EMU	CDC1607F-E MCM Flash	CDC1631F-E MASK ROM	CDC1605F-C EMU	CDC1607F-C MCM Flash	CDC1641F-C Mask ROM	CDC1652F-C Mask ROM	CDC1672F-C Mask ROM
Polling / Flash Timer Output	1 High-Current F Mode	Port output operable	e in Power-Saving	-				
Timers & Counters								
16-bit free running counters with Capture/ Compare modules	CCC0 with 3CAI	PCOM						
16-bit timers	1: T0							
8-bit timers	2: T1 and T2							
Real Time Clock, Deliver- ing Hours, Minutes and Seconds	~			-				
Miscellaneous								
Scalable layout in CAN, RAM and ROM	-	~		-	~			
Various randomly select- able HW options	Most options SW copy from user p during system st	rogram storage	Mask pro- grammed according to user specifica- tion	Most options SV copy from user p during system st				
Core Bond-Out	V	-		V	-			
Supply Voltage	4.5 V to 5.5 V							
Temperature Range	Tcase: 0 °C to +70 °C	T _{case} : -40 °C to	+105 °C	T _{amb} : –40 °C to +85 °C				
Package								
Туре	Ceramic 177PGA	Plastic 100QFP 0.65mm pitch		Ceramic Plastic 100QFP 0.65mm pitch				
Bonded Pins	176	100		176	100			

1.2. Abbreviations

AM Audio Module

CAN Controller Area Network Module

CAPCOM Capture/Compare Module Central Processing Unit
Direct Memory Access Module
EMI Reduction Module CPU

DMA

ERM IR Interrupt Controller

Liquid Crystal Display Module P0.6 Alarm Comparator LCD

P06COMP Port Interrupt Module PINT PSM

Power-Saving Module 8-Bit Pulse Width Modulator Module PWM

RTC Real-time Clock

SM

Stepper Motor Control Module Serial Synchronous Peripheral Interface 16-Bit Timer 0 SPI

T0 T1. T2

8-Bit Timers 1 and 2 Universal Asynchronous Receiver Transmitter UART

CDC1607F-E




Fig. 1-1: Block diagram of CDC1607F-E

2. Package and Pins

2.1. Package Outline Dimensions




Fig. 2–1: PMQFP100-1: Plastic Metric Quad Flat Package, 100 leads, $14 \times 20 \times 2.7 \text{ mm}^3$

Ordering code: QB
Weight approximately 1.7 g

2.2. Pin Assignment




Fig. 2–2: Pin Assignment for **PMQFP100-1** Package

2.3. External Components

ı




Fig. 2-3: Recommended external supply and quartz connection for low electromagnetic interference (EMI)

To provide effective decoupling and to improve EMC behavior, the small decoupling capacitors must be located as close to the supply pins as possible. The self-inductance of these capacitors and the parasitic inductance and capacitance of the interconnecting traces determine the self-resonant frequency of the decoupling network. A frequency too low will reduce decoupling effectiveness, increase RF emissions and may affect device operation adversely.

XTAL1 and XTAL2 quartz connections are especially sensitive to capacitive coupling from other PC board signals. It is strongly recommended to place quartz and oscillation capacitors as close to the pins as possible and to shield the XTAL1 and XTAL2 traces from other signals by embedding them in a VSS trace.

The RESETQ pin adjacent to XTAL2 should be supplied with a 47 nF capacitor, to prevent fast RESETQ transients from being coupled into XTAL2, to prevent XTAL2 from coupling into RESETQ, and to guarantee a time constant of \geq 200 μs , sufficient for proper Wake Reset functionality.

3. Electrical Data

3.1. Absolute Maximum Ratings

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these conditions is not implied. Exposure to absolute maximum ratings conditions for extended periods will affect device reliability.

This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than absolute maximum-rated voltages to this high-impedance circuit.

Table 3–1: All voltages listed are referenced to ground ($UV_{SS}=HV_{SSn}=AV_{SS}=0V$), except where noted. All ground pins except VSS must be connected to a low-resistive ground plane close to the IC.

Symbol	Parameter	Pin Name	Min.	Max.	Unit
V _{SUP}	Core Supply Voltage Port Supply Voltage Analog Supply Voltage SM Supply Voltage 1 SM Supply Voltage 2	VDD UVDD AVDD HVDD1 HVDD2	-0.3	6.0	V
ΔV_{DD}	ΔV _{DD} Voltage Difference between VDD and AVDD, resp. UVDD		-0.5	0.5	V
I _{SUP}	Core Supply Current Port Supply Current	VDD, VSS UVDD, UVSS	-100	100	mA
IA _{SUP}	Analog Supply Current	AVDD, AVSS	-20	20	mA
IH _{SUP}	SM Supply Current @T _j =105 °C, Duty Factor = 0.71 ¹⁾	HVDD1, HVSS1 HVDD2, HVSS2	-380	380	mA
V _{in}	Input Voltage	U-Ports, XTAL,RESETQ, TEST	UV _{SS} -0.5	UV _{DD} +0.7	٧
		P0-Ports VREF	UV _{SS} -0.5	AV _{DD} +0.7	V
		H-Ports	HV _{SS} -0.5	HV _{DD} +0.7	V
l _{in}	Input Current	all Inputs	0	2	mA
Io	Output Current	U-Ports	-5	5	mA
		H-Ports	-60	60	mA
t _{oshsl}	Duration of Short Circuit in Port SLOW Mode to UVSS or UVDD	U-Ports except U3.2 in DP Mode		indefinite	s
T _j	Junction Temperature under Bias		-45	115	°C
T _s	Storage Temperature		-45	125	°C
P _{max}	Maximum Power Dissipation			0.8	W

¹⁾ This condition represents the worst case load with regard to the intended application.

PRELIMINARY DATA SHEET CDC1607F-E

3.2. Recommended Operating Conditions

Do not insert the device into a live socket. Instead, apply power by switching on the external power supply. Keep UV_{DD}=AV_{DD} during all power-up and power-down sequences.

Functional operation of the device beyond those indicated in the "Recommended Operating Conditions/Characteristics" is not implied and may result in unpredictable behavior, reduce reliability and lifetime of the device.

Table 3–2: All voltages listed are referenced to ground ($UV_{SS}=HV_{SSn}=AV_{SS}=0V$), except where noted. All ground pins except VSS must be connected to a low-resistive ground plane close to the IC .

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage Port Supply Voltage Analog Supply Voltage	VDD UVDD AVDD	4.5	5	5.5	V
HV _{DD}	HV _{DD} SM Supply Voltage 1 SM Supply Voltage 2		4.75	5	5.25	V
ΔV_{DD}	Voltage Difference between VDD and AVDD resp. UVDD	VDD, AVDD UVDD	-0.2		0.2	V
dAV _{DD}	AVDD Ripple, Peak-to-Peak	AVDD			200	mV
f _{XTAL}	XTAL Clock Frequency	XTAL1	4		12	MHz
	XTAL Clock Frequency using ERM	XTAL1	4		10	MHz
V _{il} Low Input Voltage		U-Ports H-Ports P0-Ports TEST			0.51*V _{DD}	V
V _{ih}	High Input Voltage	U-Ports H-Ports P0-Ports TEST	0.86*V _{DD}			V
RV _{il}	Reset Active Input Voltage	RESETQ			0.9	V
WRV _{il}	Reset Active Input Voltage during Power-Saving Modes and Wake Reset	RESETQ			0.6	V
RV _{im}	Reset Inactive and Alarm Active Input Voltage	RESETQ	1.6		2.1	V
RV _{ih}	Reset Inactive and Alarm Inactive Input Voltage	RESETQ	2.9			V
WRV _{ih}	Reset Inactive during Power-Saving Modes	RESETQ	UV _{DD} - 0.4V			V
V _{REFi}	ADC Reference Input Voltage	VREF	2.56		AV _{DD}	V
P0V _i	P0 ADC Input Port Input Voltage	P0-Ports	0		V _{REFi}	V
Clock Input fr	om External Generator					
XV _{il}	Clock Input Low Voltage	XTAL1			0.2*V _{DD}	V
XV _{ih}	Clock Input High Voltage	XTAL1	0.8*V _{DD}			V
D _{XTAL}	Clock Input High-to-Low Ratio	XTAL1	0.45		0.55	
	•					

3.3. Characteristics

Listed are only those characteristics that differ from Chapter 3.3 of Document "CDC16xxF-E Automotive Controller - Family User Manual, CDC1605F-E Automotive Controller Specification" (6251-606-1PD). All not differing characteristics, that are not listed here, apply, but in a T_{CASE} temperature range extended to $-40~^{\circ}C$ to $+105~^{\circ}C$.

Table 3–3: $UV_{SS} = HV_{SS1} = HV_{SS2} = AV_{SS} = 0$ V, 4.5 V < $V_{DD} = AV_{DD} = UV_{DD} < 5.5$ V, 4.75 V < $HV_{DD1} = HV_{DD2} < 5.25$ V, $T_{CASE} = -40$ °C to +105 °C, $f_{XTAL} = 10$ MHz

Symbol	Parameter	Pin Na.	Min.	Typ. ¹⁾	Max.	Unit	Test Conditions
Package	•		•	1		•	
R _{thjc}	Thermal Resistance from Junction to Case			9		C/W	measured on Micronas typical 2-layer board, 1s1p, described in docu-
R _{thja}	Thermal Resistance from Junction to Ambient			31		C/W	ment "Integrated Circuits - Thermal Characteriza- tion of Packages" (6200- 266-1E) (modified JESD-51.3)
Supply Cu	irrents						CMOS levels on all Inputs, no Loads on Outputs, difference between any two VDDs within ±0.2 V
I _{DDF}	VDD FAST Mode Supply	VDD		35	65	mA	Flash Read ³)
	Current			45	85	mA	Flash Write/Erase ³)
I _{DDS}	VDD SLOW Mode Supply Current	VDD		1.5	2.0	mA	all Modules OFF ²), ³) all clocks disabled by hardware option settings
				2.5	3.5	mA	all Modules OFF ²), ³) all hardware options set to their RESET values
I _{DDD}	VDD DEEP SLOW Mode Supply Current	VDD		0.75	1.0	mA	all Modules OFF ²), ³) all hardware options set to their RESET values
I _{DDI}	VDD IDLE Mode Supply Current	VDD		70	135	μА	$f_{xtal} = 4 \text{ MHz}^3$
	Current			180	260	μА	$f_{xtal} = 10 \text{ MHz}^3$
				12	55	μА	internal RC oscill.
I _{DDW}	VDD WAKE Mode Supply Current	VDD		1	50	μА	
UI _{DDa}	UVDD Active Supply Current	UVDD			0.3	mA	no Output Activity, LCD Module ON
Al _{DDa}	AVDD Active Supply Cur-	AVDD		0.2	0.4	mA	ADC ON, ERM OFF
	rent			1	2	mA	ADC ON, ERM ON

²⁾ Value may be exceeded with unusual Hardware Option setting

14

³⁾ Measured with external clock. Add 100 μ A at 4 MHz, 115 μ A at 10 MHz for operation on typical quartz with SR3.XTAL = 0 (Oscillator RUN mode).

¹⁾ Typical values describe typical behavior at room temperature (25 °C, unless otherwise noted), with typical Recommended Operating Conditions applied, and are not 100% tested.

PRELIMINARY DATA SHEET CDC1607F-E

 $\begin{array}{lll} \textbf{Table 3-3:} & \text{UV}_{SS} = \text{HV}_{SS1} = \text{HV}_{SS2} = \text{AV}_{SS} = 0 \text{ V}, 4.5 \text{ V} < \text{V}_{DD} = \text{AV}_{DD} = \text{UV}_{DD} < 5.5 \text{ V}, \\ 4.75 \text{ V} < \text{HV}_{DD1} = \text{HV}_{DD2} < 5.25 \text{ V}, \\ \textbf{T}_{CASE} = -40 \text{ °C to } +105 \text{ °C}, \\ \textbf{f}_{XTAL} = 10 \text{ MHz} \end{array}$

Symbol	Parameter	Pin Na.	Min.	Typ. ¹⁾	Max.	Unit	Test Conditions
Al _{DDq}	Quiescent Supply Current	AVDD		1	10	μΑ	ADC and ERM OFF
UI_DDq		UVDD		1	10	μА	no Output Activity, LCD Module OFF
El _{DDq}		EVDD1 EVDD2		1	10	μА	no Output Activity
HI _{DDq}		Sum of all HVDD1 HVDD2		1	20	μА	no Output Activity, SM Module OFF

 $^{^{1)}}$ Typical values describe typical behavior at room temperature (25 $^{\circ}\text{C},$ unless otherwise noted), with typical Recommended Operating Conditions applied, and are not 100% tested.

3.4. Recommended Quartz Crystal Characteristics

See Chapter 3.4 of document "CDC16xxF-E Automotive Controller - Family User Manual, CDC1605F-E Automotive Controller Specification" (6251-606-1PD).

4.	CPU,	RAM,	ROM	and	Banking
	,	,			

Pipes audif. Segard Sega	4. O. O, HAM, 1	MCM PQFP100	_	Alternative	Native
Section		Bottom Boot Config	g.		
Reserved	000000	6K RAM		0000	000000
OSAN-FARM OSAN	001800	Reserved			
CANO-PARM	001900	CAN2-RAM			
CANN-PERS	001A00	CAN1-RAM			
Control Cont		CAN0-RAM			
Mark		CAN-Regs			
Month Mont		Ext. I/O			
Sector 0, upper 8 KB Sector 1, a KB				Bank 0	
Upper 8 KB					Brank 0
SKB Sector 2, 8 KB Sector 3, 32 KB Sector 3, 32 KB Sector 4, 64 KB Sector 4, 64 KB Sector 4, 64 KB Sector 6, 64 KB Secto	002000	Sector 0, upper 8 KB			Balik
Sector 3, 32 KB Sector 3, 32 KB Sector 3, 32 KB Sector 4, 64 KB Sector 4, 64 KB Sector 5, 64 KB Sector 6,	004000	Sector 1, 8 KB			
Sector 3, 32 KB Sector 3, 32 KB Sector 4, 64 KB Sector 4, 64 KB Sector 4, 64 KB Sector 4, 64 KB Sector 5, 64 KB Sector 6,	006000	Sector 2, 8 KB			
Boot ROM Sector 4, 64 KB The device contains a 256 KB Flash EEPROM of the AMD Am29F200BT type (bottom boot configuration). This device exhibits electrical byte program and sector erase functions. Refer to the AMD data sheet for details. Boot ROM Bank 2 FFFF Boot ROM Bank 3 FFFF Boot ROM Bank 4 FFFF Boot ROM Bank 5 FFFF Boot ROM Bank 6 FFFF Boot ROM Bank 8 FFF					
Boot ROM Boot ROM Boot ROM Sector 4, 64 KB The device contains a 256 KB Flash EEPROM of the AMD Am29F200BT type (bottom boot configuration). This device exhibits electrical byte program and sector erase functions. Refer to the AMD data sheet for details. Bank 3 FFFF Boot Bank 4 FFFF Boot Bank 4 FFFF Boot Bank 5 FFFF Boot Bank 6 FFFF Boot Bank 7 FFFF Boot Bank 7 FFFF Boot Bank 7 FFFF Boot Bank 7 FFFF Boot Bank 8 Bank 9 Ban		Sector 3, 32 KB			
Sector 4, 64 KB	r 1	r		-	
1	i i	ļ			
256 KB Flash (bottom boot configuration). This device exhibits electrical byte program and sector erase functions. Refer to the AMD data sheet for details.		64 KB	The device contains a 256 KB Flash		
Sector 5, 64 KB Sector 6, 64 KB Sector 0, lower 8 KB Sector					
details.	018000		electrical byte program and sector erase	8000	B ank 1
Sector 5, 64 KB 8000 020000					
Bank 4 FFFF B000 Bank 5 FFFF O2FFFF O30000 Bank 6 FFFF B000 Bank 6 FFFF B000 Bank 7 FFFF O3FFFF O3FFFF O40000 Bank 8 Sector 0, lower 8 KB Bank 4 O41FFF O41	.020000	- Contax F			
Sector 6, 64 KB Sector 0, lower 8 KB Se	020000	64 KB			020000
Sector 6, 64 KB Sector 6, 8000 030000 Bank 6 FFFF 030000 Bank 7 FFFF 03FFFF 040000 Sector 0, lower 8 KB Sector 0,				FFFF	Dank 0
Sector 6, 64 KB Sector 6,	028000			8000	- Toank Z 1
030000 Sector 6, 64 KB 8000 030000 038000 Bank 6 FFFF FFFF 8000 Bank 7 FFFF 03FFFF 040000 Sector 0, lower 8 KB 8000 Bank 8 9FFF 040000 Bank 4 041FFF 042000 mirrored Flash EEPROM FISSA FFF					
Bank 6 FFFF	. 020000	- 			
038000 Bank 3 040000 Sector 0, lower 8 KB 040000 042000 Bank 8 geff 041FFF	030000	Sector 6, 64 KB			030000
Sector 0, lower 8 KB Sector 0, lower 8 KB					Bank 3
040000 Sector 0, lower 8 KB 8000 040000 040000 Bank 8 9FFF 041FFF 042000 mirrored Flash EEPROM Flash EEPROM Flash Flas	030000				
Sector 0, lower 8 KB Sector 0, lower 8 KB Bank 8 9FFF 041000 Bank 8 041FFF O42000 Mirrored Flash EEPROM EEPROM EEPROM O40000 O400000					02555
lower 8 KB O42000 mirrored Flash EEPROM lower 8 KB Bank 8 9FFF O41FFF	040000	Sector 0.			
042000 mirrored Flash EEPROM				Bank 8	Bank 4
Flash EEPROM	042000			9FFF	041FFF
EEPROM			1 1		
FFFFFF L L L L L L L L L L L L L L L L			! !		
	.FFFFF	l 	 		

Fig. 4-1: Address Map

5. Core Logic

5.1. Control Register CR

The Control Register CR serves to configure the ways by which certain system resources are accessed during operation. The main purpose is to obtain a variable system configuration during IC test.

Upon each HIGH transition on the RESETQ pin, internal hardware reads data from the address location 00FFF3h and stores it to the CR. The state of the TEST and ESTOPCLK pins at this timepoint specifies which program storage source is accessed for this read:

Table 5-1: Control byte source

TEST	Control byte source
0 or NC	internal BOOT ROM (standard for stand-alone operation)
1	external, via multifunction pins in Bus mode (for test purposes only)

The system will thus start up according to the configuration defined in address location 00FFF3h, automatically copied to register CR.

С	CR		Con	Control Register					
	7	6	5	4	3	2	1	0	
r/w	RESLNG	тѕттос	х	MFM	TSTROM	IROM	IRAM	ICPU	ROM
r/w	RESLNG	тѕттос	EBTRI	MFM	FLASH	IROM	IRAM	ICPU	Emu
	Value of 00FFF3h					Res			

RESLNG
r/w1: Pulse length is 16/F_{XTAL}
r/w0: Pulse length is 4096/F_{XTAL}

This bit specifies the length of the reset pulse which is output at pin RESETQ following an internal reset. If pin TEST is 1 the first reset after power on is short. The following resets are as programmed by RESLNG. If pin TEST is 0, all resets are long.

TSTTOG TEST Pin Toggle (Tables 5–2 and 5–3) This bit is used for test purposes only. If TSTTOG is true in IC active mode, pin TEST can toggle the multifunction pins

between Bus mode and normal mode.

EBTRI Emulator Data Bus Tristate (Table 5–3)

MFM Multifunction Pin Mode (Tables 5–2 and 5–3)

Table 5-2: TSTTOG and MFM usage in mask ROM parts

TSTTOG	MFM	TEST pin	Multifunction Pins
0	0	x	Bus mode
1	0	0	Bus mode
		1	normal mode
х	1	х	normal mode

Table 5–3: TSTTOG, EBTRI and MFM usage in Flash and EMU parts

TST- TOG	EBT RI	MFM	TEST pin	Multi- function Pins	Emula- tor Bus Pins
0	х	0	x	Bus mode	Flash mode
1	х	0	0	Bus mode	Flash mode
			1	normal mode	
х	0	1	х	normal mode	Emula- tor mode
	1				Flash mode

TSTROM TestROM (Table 5–4)

FLASH EEPROM (Table 5–5)

IROM Internal ROM (Tables 5–4 and 5–5)

Table 5-4: TSTROM and IROM usage in mask ROM parts

TSTROM	IROM	selected program storage
1	1	internal ROM
0		internal TestROM
x	0	external via Multifunction pins in Bus mode

Table 5–5: FLASH and IROM usage in FLASH and EMU parts

FLASH	IROM	selected program storage
1	1	internal FLASH EEPROM resp. Emulator Bus
0		internal BOOT ROM
х	0	external via Multifunction pins in Bus mode

IRAM Internal RAM
r/w1: Enable internal RAM.
r/w0: Disable internal RAM.

ICPU Internal CPU
r/w1: Enable internal CPU.
r/w0: Disable internal CPU.

Table 5–6: Some commonly used settings for address location 00FFF3h. A copy is automatically transferred to the CR during IC start-up.

Code	TEST Pin	Operation Mode
FFh	0	Stand-alone with internal ROM or Flash
ABh	1	External program storage connected to multifunction pins in Bus mode
DFh	0	Emulator mode (CPGA177 package)

6. Hardware Options

6.1. Functional Description

Hardware Options are available in several areas to adapt the IC function to the host system requirements:

- clock signal selection for most of the peripheral modules from f_{osc} to f_{osc}/2¹⁷ plus some internal signals. (see table in Chapter Hardware Options of document "CDC16xxF-E Automotive Controller - Family User Manual, CDC1605F-E Automotive Controller Specification" (6251-606-1PD))
- interrupt source selection for interrupt inputs 5, 6, 7, 13, 14 and 15
- Special Out signal selection for some U and H-ports
- Rx/Tx polarity selection for SPI and UART modules
- U-port Port Slow Mode selection

Hardware Option setting requires two steps:

- 1. selection is done by programming dedicated address locations with the desired options' code
- 2. activation is done by a read access to these dedicated address locations at least once after each reset.

Address locations 00FFB8h through 00FFBFh do not allow random setting. Their respective Hardware Options are hard-wired and can only be altered by changing a production mask for this IC. By default, the Port Slow Option is set for all U-Ports, with the exception of U1.0 to U1.3 (Port Fast Option is set). The Watchdog and Clock Monitor are activated via software by default.

Future mask ROM derivatives of this IC will not require (but will tolerate) activation of option settings by read accesses, as the ROM as well as the options will be hard-wired. Instead, the manufacturer will automatically process the setting of the dedicated address locations, as given in the ROM code file, to set the required mask changes.

To ensure compatible option settings in this IC and mask ROM derivatives when run with the same ROM code, it is recommended to always read locations 00FFA0h through 00FFC3h directly after reset. Please note that the non-programmable locations 00FFB8h through 00FFBFh may not be compatible within this IC and the mask ROM derivative.

7. Differences

This chapter describes differences of this document to predecessor document "CDC1607F-E Automotive Controller", of March 31, 2003, 6251-608-2AI.

#		Section	Description		
	1	1. Introduction	1.1. Features, Table 1–1: CDC16xxF Family Feature List, page 4: Interrupt Controller expanding NMI: "16 priority levels" changed into "15 priority levels" and no. of "Port Wake-Up Inputs including Slope / Level Selection" added.		
			1.1. Features, Table 1–1: CDC16xxF Family Feature List, page 6: Temperature Range, CDC1605F-E EMU: " T_{case} : –40 °C to +105 °C" changed into " T_{case} : 0 to +70 °C".		
	2	2. Package and Pins	2.1. Package Outline Dimensions, Fig. 2-1: changed.		
			2.3. External Components: Fig. 2–3: "Recommended external supply and quartz connection for low electromagnetic interference (EMI)" corrected.		
3 3. Electrical Data 3.1. Absolute Maximum Ratings:		3. Electrical Data	3.1. Absolute Maximum Ratings: Revised introduction.		
			3.2. Recommended Operating Conditions: Revised Introduction; T_j removed.		
			3.3. Characteristics: Heading revised and reference added, Table 3–3: footnote 6 and some values revised, R _{thjc} , R _{thja} : Test Conditions added, AI _{DDa} : Test Conditions changed.		
			3.4. Recommended Quartz Crystal Characteristics: Table 3-4 removed and reference added instead.		
	4 6. Core Logic 5.1. Control Register CR: The description of RESLNG corrected.				
	5	7. Differences	Updated		

Micronas

8. Data Sheet History

- 1. Advance Information: "CDC1607F-E Automotive Controller Specification", Feb. 17, 2003, 6251-608-1AI. First release of the advance information. Originally created for the HW version CDC1607F-E1.
- 2. Advance Information: "CDC1607F-E Automotive Controller Specification", March 31, 2003, 6251-608-2AI. Second release of the advance information. Originally created for the HW version CDC1607F-E2.
- 3. Preliminary Datasheet: "CDC1607F-E Automotive Controller", May 26, 2004, 6251-608-1PD. First release of the preliminary datasheet. Originally created for the HW version CDC1607F-E2.

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com

Printed in Germany Order No. 6251-608-1PD

Internet: www.micronas.com

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.

Micronas