




**CY7C006A**  
**CY7C007A**  
**CY7C017A**

## 32K/16K x 8, 32K x 9 Dual-Port Static RAM

### Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 16K x 8 organization (CY7C006A)
- 32K x 8 organization (CY7C007A)
- 32K x 9 organization (CY7C017A)
- 0.35-micron CMOS for optimum speed/power
- High-speed access: 12<sup>[1]</sup>/15/20 ns
- Low operating power
  - Active: I<sub>CC</sub> = 180 mA (typical)
  - Standby: I<sub>SB3</sub> = 0.05 mA (typical)
- Fully asynchronous operation
- Automatic power-down
- Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- $\overline{\text{INT}}$  flags for port-to-port communication
- Pin select for Master or Slave
- Commercial temperature range
- Available in 68-pin PLCC (CY7C006A, CY7C007A and CY7C017A), 64-pin TQFP (CY7C006A), and in 80-pin TQFP (CY7C007A)
- Pin-compatible and functionally equivalent to IDT7006 and IDT7007



**Notes:**

1. See page 5 for Load Conditions.
2. I/O<sub>0</sub>-I/O<sub>7</sub> for x8 devices; I/O<sub>0</sub>-I/O<sub>8</sub> for x9 devices.
3. BUSY is an output in master mode and an input in slave mode.

For the most recent information, visit the Cypress web site at [www.cypress.com](http://www.cypress.com)

## Functional Description


The CY7C006A, CY7C007A, and CY7C017A are low-power CMOS 32K x 8/9 and 16K x 8 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An  $M/\bar{S}$  pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable ( $\overline{CE}$ ), Read or Write Enable ( $R/\overline{W}$ ), and Output Enable ( $\overline{OE}$ ). Two flags are provided on each port ( $\overline{BUSY}$  and  $\overline{INT}$ ).  $\overline{BUSY}$  signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag ( $\overline{INT}$ ) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Select ( $\overline{CE}$ ) pin.


The CY7C006A, CY7C007A, and CY7C017A are available in 68-pin PLCC packages, the CY7C006A is also available in 64-pin TQFP, and the CY7C007A is also available in 80-pin TQFP packages.

Pin Configurations

68-Pin PLCC  
Top View




80-Pin TQFP  
Top View



Note:

- This pin is I/O for CY7C017A only.

**Pin Configurations** (continued)

**Selection Guide**

	<b>CY7C006A</b> <b>CY7C007A</b> <b>CY7C017A</b> <b>-12<sup>[1]</sup></b>	<b>CY7C006A</b> <b>CY7C007A</b> <b>CY7C017A</b> <b>-15</b>	<b>CY7C006A</b> <b>CY7C007A</b> <b>CY7C017A</b> <b>-20</b>
Maximum Access Time (ns)	12	15	20
Typical Operating Current (mA)	195	190	180
Typical Standby Current for I <sub>SB1</sub> (mA) (Both Ports TTL level)	55	50	45
Typical Standby Current for I <sub>SB3</sub> (mA) (Both Ports CMOS level)	0.05	0.05	0.05

**Pin Definitions**

<b>Left Port</b>	<b>Right Port</b>	<b>Description</b>
$\overline{CE}_L$	$\overline{CE}_R$	Chip Enable
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A <sub>0L</sub> -A <sub>14L</sub>	A <sub>0R</sub> -A <sub>14R</sub>	Address
I/O <sub>0L</sub> -I/O <sub>8L</sub>	I/O <sub>0R</sub> -I/O <sub>8R</sub>	Data Bus Input/Output (I/O <sub>0</sub> -I/O <sub>7</sub> for x8 devices and I/O <sub>0</sub> -I/O <sub>8</sub> for x9)
$\overline{SEM}_L$	$\overline{SEM}_R$	Semaphore Enable
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
M/ $\overline{S}$		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied ..... -55°C to +125°C
- Supply Voltage to Ground Potential ..... -0.3V to +7.0V
- DC Voltage Applied to Outputs in High Z State ..... -0.5V to +7.0V
- DC Input Voltage<sup>[5]</sup> ..... -0.5V to +7.0V

- Output Current into Outputs (LOW) ..... 20 mA
- Static Discharge Voltage ..... >2001V
- Latch-Up Current ..... >200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

**Electrical Characteristics** Over the Operating Range

Parameter	Description	CY7C006A CY7C007A CY7C017A									Unit
		-12 <sup>[1]</sup>			-15			-20			
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> =Min., I <sub>OH</sub> = -4.0 mA)	2.4			2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage (V <sub>CC</sub> =Min., I <sub>OH</sub> = +4.0 mA)			0.4			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	2.2			2.2			2.2			V
V <sub>IL</sub>	Input LOW Voltage			0.8			0.8			0.8	V
I <sub>OZ</sub>	Output Leakage Current	-10		10	-10		10	-10		10	µA
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) Outputs Disabled	Com'l.	195	325		190	280		180	275	mA
		Ind.				215	305				mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level) C <sub>E</sub> L & C <sub>E</sub> R ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	Com'l.	55	75		50	70		45	65	mA
		Ind.				65	95				mA
I <sub>SB2</sub>	Standby Current (One Port TTL Level) C <sub>E</sub> L   C <sub>E</sub> R ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	Com'l.	125	205		120	180		110	160	mA
		Ind.				135	205				mA
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level) C <sub>E</sub> L & C <sub>E</sub> R ≥ V <sub>CC</sub> - 0.2V, f = 0	Com'l.	0.05	0.5		0.05	0.5		0.05	0.5	mA
		Ind.				0.05	0.5				mA
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) C <sub>E</sub> L   C <sub>E</sub> R ≥ V <sub>IH</sub> , f = f <sub>MAX</sub> <sup>[6]</sup>	Com'l.	115	185		110	160		100	140	mA
		Ind.				125	175				mA


**Capacitance<sup>[7]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


**Notes:**

5. Pulse width < 20 ns.
6. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.
7. Tested initially and after any design or process changes that may affect these parameters.


### AC Test Loads and Waveforms



(a) Normal Load (Load 1)




(b) Thévenin Equivalent (Load 1)





(c) Three-State Delay (Load 2)  
(Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , &  $t_{LZWE}$  including scope and jig)

### AC Test Loads (Applicable to -12 only)<sup>[8]</sup>



(a) Load 1 (-12 only)



(b) Load Derating Curve

**Note:**

8. Test Conditions: C = 10 pF.

**Switching Characteristics** Over the Operating Range<sup>[9]</sup>

Parameter	Description	CY7C006A CY7C007A CY7C017A						Unit
		-12 <sup>[1]</sup>		-15		-20		
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		ns
t <sub>ACE</sub> <sup>[10]</sup>	$\overline{CE}$ LOW to Data Valid		12		15		20	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		8		10		12	ns
t <sub>LZOE</sub> <sup>[11, 12, 13]</sup>	$\overline{OE}$ LOW to Low Z	3		3		3		ns
t <sub>HZOE</sub> <sup>[11, 12, 13]</sup>	$\overline{OE}$ HIGH to High Z		10		10		12	ns
t <sub>LZCE</sub> <sup>[11, 12, 13]</sup>	$\overline{CE}$ LOW to Low Z	3		3		3		ns
t <sub>HZCE</sub> <sup>[11, 12, 13]</sup>	$\overline{CE}$ HIGH to High Z		10		10		12	ns
t <sub>PU</sub> <sup>[13]</sup>	$\overline{CE}$ LOW to Power-Up	0		0		0		ns
t <sub>PD</sub> <sup>[13]</sup>	$\overline{CE}$ HIGH to Power-Down		12		15		20	ns
t <sub>ABE</sub> <sup>[10]</sup>	Byte Enable Access Time		12		15		20	ns
<b>WRITE CYCLE</b>								
t <sub>WC</sub>	Write Cycle Time	12		15		20		ns
t <sub>SCE</sub> <sup>[10]</sup>	$\overline{CE}$ LOW to Write End	10		12		15		ns
t <sub>AW</sub>	Address Valid to Write End	10		12		15		ns
t <sub>HA</sub>	Address Hold From Write End	0		0		0		ns
t <sub>SA</sub> <sup>[10]</sup>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	10		12		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		10		15		ns
t <sub>HD</sub> <sup>[16]</sup>	Data Hold From Write End	0		0		0		ns
t <sub>HZWE</sub> <sup>[12, 13]</sup>	R/ $\overline{W}$ LOW to High Z		10		10		12	ns
t <sub>LZWE</sub> <sup>[12, 13]</sup>	R/ $\overline{W}$ HIGH to Low Z	3		3		3		ns
t <sub>WDD</sub> <sup>[14]</sup>	Write Pulse to Data Delay		25		30		45	ns
t <sub>DDD</sub> <sup>[14]</sup>	Write Data Valid to Read Data Valid		20		25		30	ns
<b>BUSY TIMING<sup>[15]</sup></b>								
t <sub>BLA</sub>	$\overline{BUSY}$ LOW from Address Match		12		15		20	ns
t <sub>BHA</sub>	$\overline{BUSY}$ HIGH from Address Mismatch		12		15		20	ns
t <sub>BLC</sub>	$\overline{BUSY}$ LOW from $\overline{CE}$ LOW		12		15		20	ns
t <sub>BHC</sub>	$\overline{BUSY}$ HIGH from $\overline{CE}$ HIGH		12		15		17	ns
t <sub>PS</sub>	Port Set-Up for Priority	5		5		5		ns

**Notes:**

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- To access RAM,  $\overline{CE}$ =L,  $\overline{SEM}$ =H. To access semaphore,  $\overline{CE}$ =H and  $\overline{SEM}$ =L. Either condition must be valid for the entire t<sub>SCE</sub> time.
- At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZOE</sub>.
- Test conditions used are Load 3.
- This parameter is guaranteed but not tested.
- For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
- Test conditions used are Load 2.
- For 15 ns industrial parts t<sub>HD</sub> Min. is 0.5 ns.


**Switching Characteristics** Over the Operating Range<sup>[9]</sup> (continued)

Parameter	Description	CY7C006A CY7C007A CY7C017A						Unit
		-12 <sup>[1]</sup>		-15		-20		
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>WB</sub>	R/W HIGH after $\overline{\text{BUSY}}$ (Slave)	0		0		0		ns
t <sub>WH</sub>	R/W HIGH after $\overline{\text{BUSY}}$ HIGH (Slave)	11		13		15		ns
t <sub>BDD</sub> <sup>[17]</sup>	$\overline{\text{BUSY}}$ HIGH to Data Valid		12		15		20	ns
<b>INTERRUPT TIMING<sup>[15]</sup></b>								
t <sub>INS</sub>	$\overline{\text{INT}}$ Set Time		12		15		20	ns
t <sub>INR</sub>	$\overline{\text{INT}}$ Reset Time		12		15		20	ns
<b>SEMAPHORE TIMING</b>								
t <sub>SOP</sub>	SEM Flag Update Pulse ( $\overline{\text{OE}}$ or $\overline{\text{SEM}}$ )	10		10		10		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		5		ns
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		5		ns
t <sub>SAA</sub>	SEM Address Access Time		12		15		20	ns


**Data Retention Mode**

The CY7C006A, CY7C007A, and CY7C017A are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. Chip enable ( $\overline{\text{CE}}$ ) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC} - 0.2V$ .
2.  $\overline{\text{CE}}$  must be kept between  $V_{CC} - 0.2V$  and 70% of  $V_{CC}$  during the power-up and power-down transitions.
3. The RAM can begin operation  $>t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (4.5 volts).



**Timing**


Parameter	Test Conditions <sup>[18]</sup>	Max.	Unit
ICC <sub>DR1</sub>	@ V <sub>CCDR</sub> = 2V	1.5	mA



**Switching Waveforms**
**Read Cycle No. 1 (Either Port Address Access)<sup>[19, 20, 21]</sup>**

**Notes:**

17. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>BDD</sub>-t<sub>SD</sub> (actual).
18. CE = V<sub>CC</sub>, V<sub>in</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25°C. This parameter is guaranteed but not tested.
19. R/W is HIGH for read cycles.
20. Device is continuously selected  $\overline{\text{CE}} = V_{IL}$ . This waveform cannot be used for semaphore reads.
21.  $\overline{\text{OE}} = V_{IL}$ .





**Switching Waveforms (continued)**
**Read Cycle No. 2 (Either Port  $\overline{CE}/\overline{OE}$  Access)<sup>[19, 22, 23]</sup>**

**Read Cycle No. 3 (Either Port)<sup>[19, 21, 22, 23]</sup>**

**Notes:**

22. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
23. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .

**Switching Waveforms (continued)**
**Write Cycle No. 1: R/W Controlled Timing [24, 25, 26, 27]**

**Write Cycle No. 2: CE Controlled Timing [24, 25, 26, 31]**

**Notes:**


24. R/W must be HIGH during all address transitions.
25. A write occurs during the overlap ( $t_{SCE}$  or  $t_{PWE}$ ) of a LOW CE or SEM.
26.  $t_{HA}$  is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
27. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or ( $t_{HZWE} + t_{SD}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{SD}$ . If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{PWE}$ .
28. To access RAM, CE =  $V_{IL}$ , SEM =  $V_{IH}$ .
29. Transition is measured  $\pm 500$  mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
30. During this period, the I/O pins are in the output state, and input signals must not be applied.
31. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.

**Switching Waveforms (continued)**
**Semaphore Read After Write Timing, Either Side<sup>[32]</sup>**

**Timing Diagram of Semaphore Contention<sup>[33, 34, 35]</sup>**

**Notes:**


32.  $\overline{CE} = \text{HIGH}$  for the duration of the above timing (both write and read cycle).
33.  $I/O_{0R} = I/O_{0L} = \text{LOW}$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = \text{HIGH}$ .
34. Semaphores are reset (available to both ports) at cycle start.
35. If  $t_{SPS}$  is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.

Switching Waveforms (continued)

Timing Diagram of Read with  $\overline{\text{BUSY}}$  ( $\text{M}/\overline{\text{S}}=\text{HIGH}$ )<sup>[36]</sup>







Write Timing with Busy Input ( $\text{M}/\overline{\text{S}}=\text{LOW}$ )







Note:

36.  $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{LOW}$ .

**Switching Waveforms (continued)**
**Busy Timing Diagram No. 1 ( $\overline{CE}$  Arbitration)<sup>[37]</sup>**  
 **$\overline{CE}_L$  Valid First:**

 **$\overline{CE}_R$  Valid First:**

**Busy Timing Diagram No. 2 (Address Arbitration)<sup>[37]</sup>**  
**Left Address Valid First:**

**Right Address Valid First:**

**Note:**

37. If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side  $\overline{BUSY}$  will be asserted.

**Switching Waveforms (continued)**
**Interrupt Timing Diagrams**
**Left Side Sets  $\overline{INT}_R$ :**

**Right Side Clears  $\overline{INT}_R$ :**

**Right Side Sets  $\overline{INT}_L$ :**

**Left Side Clears  $\overline{INT}_L$ :**

**Notes:**

- 38.  $t_{HA}$  depends on which enable pin ( $\overline{CE}_L$  or  $R/\overline{W}_L$ ) is deasserted first.
- 39.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{CE}_L$  or  $R/\overline{W}_L$ ) is asserted last.

## Architecture

The CY7C006A, CY7C007A, and CY7C017A consist of an array of 32K/16K words of 8 bits and 32K words of 9 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{CE}$ ,  $\overline{OE}$ ,  $R/\overline{W}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a  $\overline{BUSY}$  pin is provided on each port. Two interrupt ( $\overline{INT}$ ) pins can be utilized for port-to-port communication. Two semaphore ( $\overline{SEM}$ ) control pins are used for allocating shared resources. With the  $M/\overline{S}$  pin, the devices can function as a master ( $\overline{BUSY}$  pins are outputs) or as a slave ( $\overline{BUSY}$  pins are inputs). The devices also have an automatic power-down feature controlled by  $\overline{CE}$ . Each port is provided with its own output enable control ( $\overline{OE}$ ), which allows data to be read from the device.

## Functional Description

### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of  $R/\overline{W}$  in order to guarantee a valid write. A write operation is controlled by either the  $R/\overline{W}$  pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{DD}$  after the data is presented on the other port.

### Read Operation

When reading the device, the user must assert both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data will be available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is asserted. If the user wishes to access a semaphore flag, then the  $\overline{SEM}$  pin must be asserted instead of the  $\overline{CE}$  pin, and  $\overline{OE}$  must also be asserted.

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF) is the mailbox for the right port and the second-highest memory location (7FFE) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in Table 2.

### Busy

The CY7C006A, CY7C007A, and CY7C017A provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports'  $\overline{CE}$ s are asserted and an address

match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\overline{BUSY}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

### Master/Slave

A  $M/\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or a slave. The  $\overline{BUSY}$  output of the master is connected to the  $\overline{BUSY}$  input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the  $\overline{BUSY}$  input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the  $M/\overline{S}$  pin allows the device to be used as a master and, therefore, the  $\overline{BUSY}$  line is an output.  $\overline{BUSY}$  can then be used to send the arbitration outcome to a slave.

### Semaphore Operation


The CY7C006A, CY7C007A, and CY7C017A provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore,  $\overline{SEM}$  or  $\overline{OE}$  must be deasserted for  $t_{SOP}$  before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD} + t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $\overline{SEM}$  pin functions as a chip select for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW).  $A_{0-2}$  represents the semaphore address.  $\overline{OE}$  and  $R/\overline{W}$  are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

**Table 1. Non-Contending Read/Write**

Inputs				Outputs	Operation
CE	R/W	OE	SEM	I/O <sub>0</sub> -I/O <sub>8</sub>	
H	X	X	H	High Z	Deselected: Power-Down
H	H	L	L	Data Out	Read Data in Semaphore Flag
X	X	H	X	High Z	I/O Lines Disabled
H		X	L	Data In	Write into Semaphore Flag
L	H	L	H	Data Out	Read
L	L	X	H	Data In	Write
L	X	X	L		Not Allowed

**Table 2. Interrupt Operation Example (assumes  $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = \text{HIGH}$ )**

Function	Left Port					Right Port				
	R/W <sub>L</sub>	CE <sub>L</sub>	OE <sub>L</sub>	A <sub>0L-14L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	OE <sub>R</sub>	A <sub>0R-14R</sub>	INT <sub>R</sub>
Set Right $\overline{\text{INT}}_R$ Flag	L	L	X	7FFF	X	X	X	X	X	L <sup>[41]</sup>
Reset Right $\overline{\text{INT}}_R$ Flag	X	X	X	X	X	X	L	L	7FFF	H <sup>[40]</sup>
Set Left $\overline{\text{INT}}_L$ Flag	X	X	X	X	L <sup>[40]</sup>	L	L	X	7FFE	X
Reset Left $\overline{\text{INT}}_L$ Flag	X	L	L	7FFE	H <sup>[41]</sup>	X	X	X	X	X

**Table 3. Semaphore Operation Example**

Function	I/O <sub>0</sub> -I/O <sub>8</sub> Left	I/O <sub>0</sub> -I/O <sub>8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

**Notes:**

40. If  $\overline{\text{BUSY}}_R = \text{L}$ , then no change.

41. If  $\overline{\text{BUSY}}_L = \text{L}$ , then no change.



**Ordering Information**
**16K x8 Asynchronous Dual-Port SRAM**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12 <sup>[1]</sup>	CY7C006A-12AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006A-12JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
15	CY7C006A-15AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006A-15AI	A65	64-Pin Thin Quad Flat Pack	Industrial
	CY7C006A-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C006A-15JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
20	CY7C006A-20AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006A-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial

**32K x8 Asynchronous Dual-Port SRAM**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12 <sup>[1]</sup>	CY7C007A-12AC	A80	80-Pin Thin Quad Flat Pack	Commercial
	CY7C007A-12JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
15	CY7C007A-15AC	A80	80-Pin Thin Quad Flat Pack	Commercial
	CY7C007A-15AI	A80	80-Pin Thin Quad Flat Pack	Industrial
	CY7C007A-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C007A-15JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
20	CY7C007A-20AC	A80	80-Pin Thin Quad Flat Pack	Commercial
	CY7C007A-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial


**32K x9 Asynchronous Dual-Port SRAM**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12 <sup>[1]</sup>	CY7C017A-12JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
15	CY7C017A-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C017A-15JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
20	CY7C017A-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial

Document #: 38-00831-A


Package Diagrams

64-Lead Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65




Package Diagrams (continued)

80-Pin Thin Plastic Quad Flat Pack A80




DIMENSIONS ARE IN MILLIMETERS



68-Lead Plastic Leaded Chip Carrier J81

DIMENSIONS IN INCHES MIN. MAX.



51-85005-A