

# PLL Frequency Synthesizer for Electronic Tuning



### Overview

The LC72146 is a PLL frequency synthesizer LSI circuit for electronic tuning in car stereo systems. The LC72146 supports the construction of high-performance, multifunctional electronic tuning systems for the VHF MW, and LW bands.

#### **Features**

- High-speed programmable dividers for
  - 10 to 160 MHz on FMIN using pulse swallower
  - 0.5 to 40.0 MHz on AMIN using pulse swallower and direct division
- General-purpose counters
  - HCTR for 0.4 to 25.0 MHz frequency measurement
  - LCTR for 10 to 500 kHz frequency measurement and 1.0 Hz to  $20 \times 10^3$  kHz period measurement
- Reference frequencies: Twelve selectable reference frequencies (4.5 or 7.2 MHz crystal) 1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 25, 30, 50 and 100 kHz


- · Phase comparator
  - Insensitive band control
  - Unlock detection
  - Sub-charge pump for high-speed locking
  - Deadlock clear circuit
- CCB input/output data interface
- Power-on reset circuit
- Built-in MOS transistor for a low-pass filter
- Inputs/outputs (using five general-purpose input/output ports)
  - Maximum of seven inputs (max)
  - Maximum of seven outputs (max/four n-channel open-drain and three CMOS outputs)
  - Time-base output for clock (8 Hz)
- Operating ranges
  - Supply voltage ......4.5 to 5.5 V
  - Opetating temperature .....-40 to 85°C
- · Package
  - DIP24S, MFP24S, SSOP24

- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

## **Package Dimensions**


unit: mm

### 3067A-DIP24S




unit: mm

### 3112A-MFP24S



unit: mm

### 3175B-SSOP24



# **Specifications**

# Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

| Parameter                   | Symbol                | Conditions   | Ratings                       | Unit |
|-----------------------------|-----------------------|--|-------------------------------|------|
| Maximum supply voltage      | V <sub>DD</sub> max   | $V_{DD}$   | -0.3 to +7.0                  | V    |
|                             | V <sub>IN</sub> 1 max | CE, CL, DI   | -0.3 to +7.0                  | V    |
| Maximum input voltage       | V <sub>IN</sub> 2 max | XIN, FMIN, AIN, AMIN, HCTR/I-6, LCTR/I-7, I/O-4, I/O-5 | -0.3 to V <sub>DD</sub> + 0.3 | V    |
|                             | V <sub>IN</sub> 3 max | I/O-1 to I/O-3   | -0.3 to +15                   | V    |
|                             | V <sub>O</sub> 1 max  | DO   | -0.3 to +7.0                  | V    |
| Maximum output voltage      | V <sub>O</sub> 2 max  | XOUT, I/O-4, I/O-5, O-6, PD0, PF1, AIN                 | -0.3 to V <sub>DD</sub> + 0.3 | V    |
|                             | V <sub>O</sub> 3 max  | I/O-1 to I/O-3, AOUT, O-7                              | -0.3 to +15                   | V    |
|                             | I <sub>O</sub> 1 max  | I/O-4, I/O-5, O-6, O-7                                 | 0 to 3.0                      | mA   |
| Maximum output current      | I <sub>O</sub> 2 max  | DO, AOUT   | 0 to 6.0                      | mA   |
|                             | I <sub>O</sub> 3 max  | I/O-1 to I/O-3   | 0 to 10                       | mA   |
|                             |                       | DIP24S:Ta ≤ 85°C                                       | 350                           | mW   |
| Allowable power dissipation | Pd max                | MFP24S:Ta ≤ 85°C                                       | 220                           | mW   |
|                             |                       | SSOP24:Ta ≤ 85°C                                       | 150                           | mW   |
| Operating temperature       | Topr                  |  | -40 to +85                    | °C   |
| Storage temperature         | Tstg                  |  | -55 to +125                   | °C   |

# Allowable Operating Ranges at $Ta=-40\ to\ 85^{\circ}C,\ V_{SS}=0\ V$

| Parameter                                 | Symbol              | Conditions  | min  | typ | max                  | Unit  |
|---|---------------------|---|------|-----|----------------------|-------|
| Cumply valtage                            | V <sub>DD</sub> 1   | V <sub>DD</sub>                                   | 4.5  |     | 5.5                  | V     |
| Supply voltage V <sub>D</sub>             |                     | V <sub>DD</sub> : Serial data retain voltage      | 2.0  |     |                      | V     |
| Input high-level voltage                  | V <sub>IH</sub> 1   | CE, CL, DI, I/O-1 to I/O-3                        | 2.2  |     | 6.5                  | V     |
| input nign-ievei voitage                  | V <sub>IH</sub> 2   | I/O-4, I/O-5, HCTR/I-6 and LCTR/I-7               | 2.2  |     | V <sub>DD</sub>      | V     |
| Input low-level voltage                   | V <sub>IL</sub> 1   | CE, CL, DI and I/O-1 to I/O-5, HCTR/I-6, LCTR/I-7 | 0    |     | 0.8                  | V     |
| Input high-leve Ivoltage                  | V <sub>IH</sub> 3   | LCTR/I-7, Pulse wave*1                            | 2.2  |     | V <sub>DD</sub>      | V     |
| Input low-level voltage                   | V <sub>IL</sub> 2   | LCTR/I-7, Pulse wave*1                            | 0    |     | 0.8                  | V     |
| Output valtage                            | V <sub>O</sub> 1    | DO  | 0    |     | 6.5                  | V     |
| Output voltage                            | V <sub>O</sub> 2    | I/O-1 to I/O-3, AOUT, O-7                         | 0    |     | 13                   | V     |
|   | f <sub>IN</sub> 1   | XIN; Sine wave, capacitive coupling               | 1.0  |     | 8.0                  | MHz   |
|   | f <sub>IN</sub> 2   | FMIN; Sine wave, capacitive coupling              | 10   |     | 160                  | MHz   |
| land to sure and                          | f <sub>IN</sub> 3   | AMIN; Sine wave, capacitive coupling              | 0.5  |     | 40                   | MHz   |
| Input frequency                           | f <sub>IN</sub> 4   | HCTR/I-6; Sine wave, capacitive coupling          | 0.4  |     | 25                   | MHz   |
|   | f <sub>IN</sub> 5   | LCTR/I-7; Sine wave, capacitive coupling          | 10   |     | 500                  | kHz   |
|   | f <sub>IN</sub> 6   | LCTR/I-7; Pulse wave, DC coupling*1               | 1.0  |     | 20 × 10 <sup>3</sup> | Hz    |
| Guaranteed oscillator element frequencies | Xtal                | XIN, XOUT *2                                      | 4.0  |     | 8.0                  | MHz   |
|   | V <sub>IN</sub> 1   | XIN   | 200  |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 2-1 | FMIN; 50 ≤ f < 130 MHz*3                          | 40   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 2-2 | FMIN; 10 ≤ f < 50 MHz*3, 130 ≤ f 160 MHz          | 70   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 3-1 | AMIN; 2 ≤ f < 25 MHz*3                            | 40   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 3-2 | AMIN; 25 ≤ f < 40 MHz*3                           | 70   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 3-3 | AMIN; 0.5 ≤ f < 2.5 MHz*3                         | 40   |     | 1500                 | mVrms |
| Input amplitude                           | V <sub>IN</sub> 3-4 | AMIN; 2.5 ≤ f < 10 MHz*3                          | 70   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 4-1 | HCTR/I-6; 0.4 ≤ f < 25 MHz*4                      | 40   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 4-2 | HCTR/I-6; 8 ≤ f < 12 MHz*5                        | 70   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 5-1 | LCTR/I-7; 10 ≤ f < 400 kHz*4                      | 40   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 5-2 | LCTR/I-7; 400 ≤ f < 500 kHz*4                     | 20   |     | 1500                 | mVrms |
|   | V <sub>IN</sub> 5-3 | LCTR/I-7; 400 ≤ f < 500 kHz*5                     | 70   |     | 1500                 | mVrms |
| Data set up time                          | t <sub>SU</sub>     | DI, CL*6  | 0.45 |     |                      | μS    |
| Data hold time                            | t <sub>HD</sub>     | DI, CL*6  | 0.45 |     |                      | μS    |

#### Continued from preceding page.

| Parameter                      | Symbol          | Conditions                          | min  | typ | max  | Unit |
|--------------------------------|-----------------|-------------------------------------|------|-----|------|------|
| Clock low-level time           | t <sub>CL</sub> | CL*5                                | 0.45 |     |      | μs   |
| Clock high-level time          | t <sub>CH</sub> | CL*5                                | 0.45 |     |      | μs   |
| CE wait time                   | t <sub>EL</sub> | CE, CL*5                            | 0.45 |     |      | μs   |
| CE setup time                  | t <sub>ES</sub> | CL, CE*5                            | 0.45 |     |      | μs   |
| CE hold time                   | t <sub>EH</sub> | CE, CL*5                            | 0.45 |     |      | μs   |
| Chip enable to data latch time | t <sub>LC</sub> | *5                                  |      |     | 0.45 | μs   |
| Data output time               | t <sub>DC</sub> | DO, CL; Depends on pull-up resistor |      |     | 0.2  | μs   |

Note: 1. Period measurement

- 2. Recommended crystal oscillator CI values:
  - CI  $\leq$  120  $\Omega$  (For a 4.5 MHz crystal) CI  $\leq$  70  $\Omega$  (For a 7.2 MHz crystal)
- 3. See the description of the structure of the programmable divider.
- 4. With the CTC bit in the serial data set to 0
- 5. With the CTC bit in the serial data set to 1
- 6. See the description of the serial data timing.


### Electrical Characteristics at Ta = -40 to $+85^{\circ}C$ , $V_{SS} = 0$ V

| Parameter                           | Symbol            | Conditions   |  | min                   | typ                   | max | Unit |
|-------------------------------------|-------------------|--|--|-----------------------|-----------------------|-----|------|
|                                     | Rf1               | XIN  |  |                       | 1.0                   |     | ΜΩ   |
|                                     | Rf2               | FMIN   |  |                       | 500                   |     | kΩ   |
| Internal feedback resistance        | Rf3               | AMIN   |  |                       | 500                   |     | kΩ   |
|                                     | Rf4               | HCTR/I-6   |  |                       | 250                   |     | kΩ   |
|                                     | Rf5               | LCTR/I-7   |  |                       | 250                   |     | kΩ   |
| Sub charge pump internal resistance | R1S               | AIN  | IN                                     |                       | 100                   |     | Ω    |
| Hysteresis                          | V <sub>HIS</sub>  | CE, CL, DI, LCTR/I-7                                 | E, CL, DI, LCTR/I-7                    |                       | 0.1 V <sub>DD</sub>   |     | V    |
|                                     |                   |  | $I_{O} = 0.5 \text{ mA}$               | V <sub>DD</sub> – 0.5 |                       |     | V    |
| Output high-level voltage           | V <sub>OH</sub> 1 | PD0, PD1, I/O-4, I/O-5, O-6                          | $I_O = 1 \text{ mA}$                   | V <sub>DD</sub> – 1.0 |                       |     | V    |
| Julput High-level voltage           |                   |  | I <sub>O</sub> = 2 mA                  | V <sub>DD</sub> – 2.0 |                       |     | V    |
|                                     | V <sub>OH</sub> 2 | AIN: I <sub>O</sub> = 1 mA                           |  | V <sub>DD</sub> – 0.6 | V <sub>DD</sub> – 0.3 |     | V    |
|                                     |                   | DD0 DD4 1/0 4  | $I_0 = 0.5 \text{ mA}$                 |                       |                       | 0.5 | V    |
|                                     | V <sub>OL</sub> 1 | PD0, PD1, I/O-4,                                     | $I_O = 1 \text{ mA}$                   |                       |                       | 1.0 | V    |
|                                     |                   | I/O-5, O-6, O-7                                      | I <sub>O</sub> = 2 mA                  |                       |                       | 2.0 | V    |
|                                     | V <sub>OL</sub> 2 | AIN: I <sub>O</sub> = 1 mA                           |  | 0.3                   | 0.6                   | V   |      |
| Output low-level voltage            | V <sub>OL</sub> 3 |  | $I_O = 1 \text{ mA}$                   |                       |                       | 0.2 | V    |
| - Carpar ion ioroi ronage           |                   | 1 1/0-1 10 1/0-3                                     | $I_{O} = 2.5 \text{ mA}$               |                       |                       | 0.5 | V    |
|                                     | 1000              |  | $I_O = 5 \text{ mA}$                   |                       |                       | 1.0 | V    |
|                                     |                   |  | I <sub>O</sub> = 9 mA                  |                       |                       | 1.8 | V    |
|                                     | V <sub>OL</sub> 4 | DO; I <sub>O</sub> = 5 mA                            |  |                       |                       | 1.0 | V    |
|                                     | V <sub>OL</sub> 5 | AOUT; I <sub>O</sub> = 1 mA, AIN = 1.3               | V                                      |                       |                       | 0.5 | V    |
|                                     | I <sub>IH</sub> 1 | CE, CL, DI; V <sub>I</sub> = 6.5 V                   |  |                       |                       | 5.0 | μA   |
|                                     | I <sub>IH</sub> 2 | I/O-1 to I/O-3; V <sub>I</sub> = 13 V                |  |                       |                       | 5.0 | μA   |
| Input high-level current            | I <sub>IH</sub> 3 | I/O-4, I/O-5, HCTR/I-6, LCTR                         | /I-7; V <sub>I</sub> = V <sub>DD</sub> |                       |                       | 5.0 | μA   |
| input night lover earrent           | I <sub>IH</sub> 4 | $XIN; V_I = V_{DD}$                                  |  | 2.0                   |                       | 11  | μA   |
|                                     | I <sub>IH</sub> 5 | FMIN, AMIN; V <sub>I</sub> = V <sub>DD</sub>         |  | 4.0                   |                       | 22  | μA   |
|                                     | I <sub>IH</sub> 6 | HCTR/I-6, LCTR/I-7; V <sub>I</sub> = V <sub>DI</sub> |  | 8.0                   |                       | 44  | μA   |
|                                     | I <sub>IL</sub> 1 | CE, CL, DI; V <sub>I</sub> = 0 V                     |  |                       |                       | 5.0 | μA   |
|                                     | I <sub>IL</sub> 2 | I/O-1 to I/O5; V <sub>I</sub> = 0 V                  |  |                       |                       | 5.0 | μA   |
| Input low-level current             | I <sub>IL</sub> 3 | HCTR/I-6, LCTR/I-7; V <sub>I</sub> = 0 V             |  |                       |                       | 5.0 | μA   |
| pacion lovoi odironi                | I <sub>IL</sub> 4 | XIN; V <sub>I</sub> = 0 V                            |  | 2.0                   |                       | 11  | μA   |
|                                     | I <sub>IL</sub> 5 | FMIN, AMIN; V <sub>I</sub> = 0 V                     |  | 4.0                   |                       | 22  | μA   |
|                                     | I <sub>IL</sub> 6 | HCTR/I-6, LCTR/I-7; V <sub>I</sub> = 0 V             |  | 8.0                   |                       | 44  | μA   |


#### Continued from preceding page.

| Parameter                                  | Symbol             | Conditions  | min | typ  | max | Unit |
|--|--------------------|---|-----|------|-----|------|
| Output off leakage current                 | I <sub>OFF</sub> 1 | I/O-1 to I/O3, AOUT, O-7; V <sub>O</sub> = 13 V                                 |     |      | 5.0 | μA   |
| Output on leakage current                  | I <sub>OFF</sub> 2 | DO; V <sub>O</sub> = 6.5 V  |     |      | 5.0 | μA   |
| High-level three state off leakage current | I <sub>OFFH</sub>  | PD0, PD1, AIN; V <sub>O</sub> = V <sub>DD</sub>                                 |     | 0.01 | 200 | nA   |
| Lowh-level three state off leakage current | I <sub>OFFL</sub>  | PD0, PD1, AIN; V <sub>O</sub> = 0 V   |     | 0.01 | 200 | nA   |
| Input cacitance                            | C <sub>IN</sub>    | FMIN  |     | 6    |     | pF   |
| Pull-down transistor                       | R <sub>pd</sub> 1  | FMIN  | 80  | 200  | 600 | kΩ   |
| on resistance                              | R <sub>pd</sub> 2  | AMIN  | 80  | 200  | 600 | kΩ   |
|  |                    | V <sub>DD</sub> ; Xtal = 7.2 MHz, f <sub>IN</sub> 2 = 160 MHz,                  |     |      |     |      |
|  | I <sub>DD</sub> 1  | $V_{IN}2 = 70 \text{ mVrms}, f_{IN}4 = 25 \text{ MHz}$                          |     | 10   | 15  | mA   |
| Supply current                             |                    | V <sub>IN</sub> 4 = 40 mVrms  |     |      |     |      |
|  | I <sub>DD</sub> 2  | V <sub>DD</sub> ; PLL inhibited,<br>crystal oscillator running (Xtal = 7.2 MHz) |     | 0.5  | 1.5 | mA   |
|  | I <sub>DD</sub> 3  | V <sub>DD</sub> ; PLL inhibited, crystal oscillator stoped                      |     |      | 10  | μA   |

### **Pin Assignment**



### **Block Diagram**



### **Pin Functions**

| Number         | Symbol                  | Туре                             | Function   | Equivalent circuit |
|----------------|-------------------------|----------------------------------|--|--------------------|
| 24<br>1        | XIN<br>XOUT             | Xtal OSC                         | Connection for crystal oscillator element (7.2 or 4.5 MHz)   |                    |
| 17             | FMIN                    | Local oscillator<br>signal input | Serial data input: FMIN is selected when DVS is set to 1. Input frequency range: 10 to 160 MHz     The signal is transmitted directly to the swallow counter     Divisor value range: 272 to 65535   |                    |
| 16             | AMIN                    | Local oscillator<br>signal input | Serial data input: AMIN is selected when DVS is set to 0. Serial data input: when SNS is set to 1. Input frequency range: 2 to 40 MHz The signal is transmitted directly to the swallow counter. Divisor value range: 272 to 65535 Serial data input: when SNS is set to 0. Input frequency range: 0.5 to 10 MHz The signal is transmitted directly to the 12-bit programmable divider. Divisor value range: 4 to 4095 |                    |
| 2              | CE                      | Chip enable                      | This pin must be set high to input serial data to the<br>LC72146 DI pin or to output serial data from the DO pin.  | \$ ~ ·             |
| 4              | CL                      | Clock                            | Inputs the clock used for data synchronization when inputting serial data to the LC72146 DI pin or outputting serial data from the DO pin.   | □\\$> <b>~</b>     |
| 3              | DI                      | Input data                       | Input pin for serial data transmitted to the LC72146 from a controller.  | □ <u> </u> \$>     |
| 5              | DO                      | Output data                      | Output pin for serial data transmitted from the LC72146 to a controller.   |                    |
| 15             | V <sub>DD</sub>         | Power supply                     | The LC72146 power supply connection. A voltage between 4.5 and 5.5 volts must be supplied when the PLL circuit is used. The power on reset circuit operates when power is first applied.   |                    |
| 18<br>23       | V <sub>DD</sub>         | Ground                           | The LC72146 ground connection.   |                    |
| 12<br>11<br>10 | I/O-1<br>I/O-2<br>I/O-3 | General-purpose<br>I/O port      | General-purpose I/O ports Output mode circuit type: open drain Function after a power on reset: input port Can be set up to function as output ports by bits I/O-1 to I/O-3 in the serial data sent from the controller.   |                    |

### Continued from preceding page.

| Number   | Symbol         | Туре   | Function  | Equivalent circuit |
|----------|----------------|--|---|--------------------|
| 9 8      | 1/O-4<br>1/O-5 | General-purpose<br>I/O port                    | General-purpose I/O ports  Output mode circuit type: complementary  Function after a power on reset: input port  Can be set up to function as output ports by bits I/O-4 and I/O-5 in the serial data sent from the controller.   |                    |
| 7        | 0-6            | Output port                                    | The LC72146 latches the OUT6 bit in the serial data and outputs it from pin O-6.  |                    |
| 6        | 0-7            | Output port                                    | The LC72146 latches the OUT7 bit in the serial data and outputs it from pin O-7. Outputs a time base signal (8 Hz) when TBC is set to 1. Function after a power on reset: open circuit  |                    |
| 20<br>19 | PD0<br>PD1     | Charge pump<br>output                          | PLL charge pump output pin If the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level will be output from PD0, and if it is lower, a low level will be output. PD0 goes to the high-impedance state when the frequencies match. PD1 operates identically.  |                    |
| 21<br>22 | AIN<br>AOUT    | Connections for the low-pass filter transistor | Connections to the n-channel MOS transistor used for the PLL active low-pass filter. A high-speed locking circuit can be formed by using these pins with the built-in sub charge pump. See the item on the structure of the charge pump for details.  |                    |
| 14       | HCTR/I-6       | General-purpose<br>counter                     | HCTR is selected when CTS1 is set to 1. Input frequency range: 0.4 to 25 MHz The signal is passed through a divide-by-two circuit and then input to a general-purpose counter. This input also supports an integrating count function. The result is output from the DO output pin starting with the MSB of the general-purpose counter. See the item on the structure of the general-purpose counter for details. When the H/I-6 bit in the serial data is set to 0: This pin functions as an input port, and the value input is output from the DO pin. |                    |

### Continued from preceding page.

| Number | Symbol   | Туре                       | Function  | Equivalent circuit |
|--------|----------|----------------------------|---|--------------------|
| 13     | LCTR/I-7 | General-purpose<br>counter | LCTR is selected when CTS1 is set to 0.  If the CTS0 bit in the serial data is set to 1:  The circuit operates in frequency measurement mode.  nput frequency range: 10 to 500 kHz  The signal is directly transmitted to the general-purpose counter without passing through the divide-by-two circuit.  If the CTS0 bit in the serial data is set to 0:  The circuit operates in period measurement mode.  nput frequency range: 1 Hz to 20 kHz  The measurement period can be set to be either one or two periods of the input signal, and if two period measurement is selected, the input frequency range becomes 2 Hz to 40 kHz.  The result is output from the DO output pin starting with the MSB of the general-purpose counter.  See the item on the structure of the general-purpose counter for details.  When the L/I-7 bit in the serial data is set to 0:  This pin functions as an input port. The value input is output from the DO pin. |                    |

### **Functional Description**

### **Serial Data Input**

The LC72146 operating parameters are initialized by two 40-bit data words on the serial data input, DI, as shown in Figure 1 and Figure 2 and Table 1.




Figure 1 Input Data Word IN1




Figure 2 Input Data Word IN2

### **Table 1 Input Data Functions**

| No. | Name          |  | Related bits  |  |   |               |
|-----|---------------|--|---|--|---|---------------|
|     |               |  | The divider ratio<br>wn in Table 2 ar               |  | and LSB are determined by the setting of the DVS and 3 are ignored if P4 is the LSB.            |               |
|     |               | DVS  | SNS   | LSB  | Divider ratio (N)   |               |
|     |               | 1  | ×   | P0   | 272 to 65535  |               |
|     |               | 0  | 1   | P0   | 272 to 65535  |               |
| (1) | P0 to P15,    | 0  | 0   | P4   | 4 to 4095   |               |
| (1) | DVS, SNS      | Note: × = don't c                                    | are   |  |   |               |
|     |               | Table 3 Freque                                       |   | ngs  |   |               |
|     |               | DVS  | SNS   | Input port   | Input frequency range (MHz)   |               |
|     |               | 1  | ×   | FMIN   | 10 to 160   |               |
|     |               | 0  | 1   | AMIN   | 2 to 40   |               |
|     |               | 0  | 0   | AMIN   | 0.5 to 10   |               |
|     |               | Note: × = don't c                                    | are   |  |   |               |
|     | PDC0          |  | DC1 control the gate of the low-pnp) to build a fas | pass filter transisto<br>t locking PLL.  | as shown in Table 4. The sub-charge pump is r. This can be used in conjunction with PD0 and PD1 |               |
| (2) | PDC0,<br>PDC1 | PDC1   | PDC0  |  | Charge pump state   | UL0, UL1, DLC |
|     |               | 0  | ×   | High impedance   | 9   |               |
|     |               | 1  | 1   | Operating (operating ( | rates continuously)   |               |
|     |               | 1  | 0   | Operating (whe   | n PLL is unlocked)  |               |
|     |               | Note: ×= don't c  * See the "Charg  Reference freque | e Pump" on pag                                      |  | e frequency as shown in Table 5.  |               |
|     |               | Table 5 Referen                                      |   |  | s requeries as shown in Table 6.  |               |
|     |               | R <sub>3</sub>                                       | R <sub>2</sub> R <sub>1</sub>                       | R <sub>0</sub>   | Reference frequency (kHz)   |               |
|     |               | 0  | 0 0   | I  | 100   |               |
|     |               | 0  | 0 0   | 1  | 50  |               |
|     |               | 0  | 0 1   | 0  | 25  |               |
|     |               | 0  | 0 1   | 1  | 25  |               |
|     |               | 0  | 1 0   | 0  | 12.5  |               |
|     |               | 0  | 1 0   | 1  | 6.25  |               |
|     |               | 0  | 1 1   | 0  | 3.125   |               |
| (3) | R0 to R3      | 0  | 1 1   | 1  | 3.125   |               |
|     |               | 1  | 0 0   | 0  | 10  |               |
|     |               | 1  | 0 0   | 1  | 9   |               |
|     |               | 1  | 0 1   | 0  | 5   |               |
|     |               | 1  | 0 1   | 1  | 1   |               |
|     |               | 1  | 1 0   | 0  | 3   |               |
|     |               | 1  | 1 0   | 1  | 30  |               |
|     |               | 1  | 1 1   | 0  | PLL inhibited and crystal oscillator stopped  |               |
|     |               | 1  | 1 1   | 1  | PLL inhibited   |               |
|     |               |  |   | ogrammable divide<br>come high impedar   | r is stopped, AMIN and FMIN are pulled to ground, nce.  |               |

Continued from preceding page.

| No.     | Name                            |   |                               |   |                     | Function   | 1                   |            |                          | Related bits              |  |
|---------|---------------------------------|---|-------------------------------|---|---------------------|--|---------------------|------------|--------------------------|---------------------------|--|
|         |                                 | DO and I/O<br>Bits ULD, D   | T0, DT1,                      | IL0 and IL                                | 1 control           |  | tputs DO and I/0    | O-5 as sho | own in Table 6 and Table | 7.                        |  |
|         |                                 | ULD   | DT                            | 1 0                                       | то Т                | DC   | )                   |            | I/O-5                    |                           |  |
|         |                                 | 0   | 0                             |   | -                   | Unlock flag  |                     |            | ., 0 0                   |                           |  |
|         |                                 | 0   | 0                             |   | 1                   | Open   |                     |            | ***                      |                           |  |
|         |                                 | 0   | 1                             |   |                     | End-UC flag*1.                                       |                     | OUT5 fla   | ag* <sup>2</sup> .       |                           |  |
|         |                                 | 0   | 1                             |   |                     | IN. See table 7.                                     |                     |            |                          |                           |  |
|         |                                 | 1   | 0                             |   | 0                   | Open   |                     |            |                          |                           |  |
|         |                                 | 1   | 0                             |   | 1                   | Open   |                     |            | *2                       |                           |  |
|         |                                 | 1   | 1                             |   | 0                   | End-UC flag  |                     | Unlock fl  | ag*².                    |                           |  |
|         |                                 | 1   | 1                             |   | 1                   | IN. See table 7.                                     |                     |            |                          |                           |  |
| (4)     | ULD, DT0,<br>DT1, IL0, IL1      |   |                               |   |                     | pose counter op<br>o be an output p                  |                     | shed.      |                          | OUT5, I/O-1, I/O-2, I/O-5 |  |
|         |                                 |   |                               | Si  | tart<br>Fi          | gure 3 DO out  | Finish (I-1 change) | CE:        | Hi<br>A02691             |                           |  |
|         |                                 | Table 7 IN  | l state se                    | election                                  |                     |  |                     |            |                          |                           |  |
|         |                                 | IL1   |                               | IL0                                       |                     |  | IN sta              | te         |                          |                           |  |
|         |                                 | 0   |                               | 0   | 0 Open              |  |                     |            |                          |                           |  |
|         |                                 | 0   |                               | 1   | I-1 i               | nput   |                     |            |                          |                           |  |
|         |                                 | 1 0 I-2 input   |                               |   |                     |  |                     |            |                          |                           |  |
|         |                                 | 1 DO goes low when I1 changes.  |                               |   |                     |  |                     |            |                          |                           |  |
|         |                                 | Note: 1. If I/O-1 or I/O-2 is set to be an output port, IN becomes open.  2. DO does not go low when the crystal oscillator has stopped.  [When reference frequencies are as these: R3 = R2 = R1 = 1; R0 = 0] |                               |   |                     |  |                     |            |                          |                           |  |
| (5)     | *                               | Don't care.   |                               |   |                     |  |                     |            |                          |                           |  |
|         |                                 |   | and CTS1                      |   |                     | input as shown i                                     |                     |            |                          |                           |  |
|         |                                 | CTS1  | CTS0                          | Input                                     | Meas                | urement  |                     |            |                          |                           |  |
|         |                                 | 1   | ×                             | HCTR                                      | Freque              |  |                     |            |                          |                           |  |
|         |                                 | 0   | 1                             | LCTR                                      | Freque              |  |                     |            |                          |                           |  |
|         |                                 | 0   | 0                             | LCTR                                      | Period              |  |                     |            |                          |                           |  |
| CTS1, C | CTS0,<br>CTS1, CTE,<br>GT0, GT1 | Bits GT0 ar   | rts the cond GT1 secount in p | ounter when<br>elect the me<br>eriod meas | easureme<br>urement | mode as shown  | ency measurem       | ent mode   | or the number of         | H/l-6, L/l-7              |  |
|         |                                 |   |                               |   |                     | Frequency m  | neasurement         |            | Period measurement       |                           |  |
|         |                                 | GT1   |                               | GT0                                       |                     | easurement ration (ms)                               | Wait time           | (ms)       | Cycles                   |                           |  |
|         |                                 | 0   |                               | 0   |                     | 4  | 3 to 4              |            | 1                        |                           |  |
|         |                                 | 0   |                               | 1   |                     | 8  | 3 10 4              |            | ı                        |                           |  |
|         |                                 | 1   |                               | 0   |                     | 32   | 7 to 8              |            | 2                        |                           |  |
|         |                                 | 1   |                               | 1   |                     | 64   | 50                  |            | _                        |                           |  |
|         | CTP, CTC                        | CTP must b  | e set to                      | 1 at least 4                              | ms befor            | and when CTP<br>re CTE is set to<br>setting CTC to 1 | 1.                  |            | ,                        |                           |  |

### Continued from preceding page.

| No.  | Name              |  |   | Function   |   | Related bits        |  |
|------|-------------------|--|---|--|---|---------------------|--|
| (7)  | I/O-1 to<br>I/O-5 | Input/output port of<br>Bits I/O-1 to I/O-5<br>and an output, wh   | OUT1 to OUT5, ULD                                       |  |   |                     |  |
| (8)  | OUT1 to<br>OUT7   |  | g bit is 1, and low,                                    |  | rts. Each output is open or high when if the corresponding port is an input       | I/O-1 to I/O-5, ULD |  |
| (9)  | H/I-6, L/I-7      |  | 7 select the opera<br>nen H/I-6 is 1, HC                | TR/I-6 is the HCTR input. When L                                       | 7 pins. When H/l-6 is 0, HCTR/l-6 is an /l-7 is 0, LCTR/l-7 is an input port, and | CTS0, CTS1          |  |
|      |                   | state as shown in<br>unlock detector or  | select the phase<br>Table 10 and Fig<br>utput goes low. | ,  | e) used to detect the PLL unlocked eater than the selected error, the PLL         |                     |  |
|      |                   | UL1  | ULO   | Phase error  | Detector output   |                     |  |
|      |                   | 0  | 0   | Stopped  | Open  |                     |  |
|      |                   | 0  | 1   | 0  | øE output   |                     |  |
|      |                   | 1  | 0   | ±0.56 μs   | øE with 1 to 2 ms extension   |                     |  |
| (10) | ULO, UL1          | 1  | 1   | ±1.11 μs   | øE with 1 to 2 ms extension   | ULD, DT0, DT1       |  |
|      |                   | Crystal oscillator o   | O-5   | Unlock state output  | 1   |                     |  |
| (11) | XS                | 4.5 MHz.<br>4.5 MHz is selected  | ed after power-on                                       | ncy. When XS is 1, the frequency in reset.                             | s 7.2 MHz, and when XS is 0,  |                     |  |
|      |                   | Phase comparato<br>Bits DZ0 and DZ1<br>Table 11 Insens   | select the phase  | e comparator insensitive band, or c                                    | lead zone.  |                     |  |
|      |                   | DZ1  | DZ0   | Insensitive band   | (dead zone) mode  |                     |  |
| (40) | D70 D74           | 0  | 0   | D  | )ZA   |                     |  |
| (12) | DZ0, DZ1          | 0  | 1   | D  | ZB  |                     |  |
|      |                   | 1  | 0   | D  | DZC   |                     |  |
|      |                   | 1  | 1   | D  | DZD   |                     |  |
|      |                   | DZA is selected a  | · · · · · · · · · · · · · · · · · · ·                   | et.  |   |                     |  |
| (13) | DLC               | Charge pump control  Bit DLC controls the charge pump operation. When DLC is 1, the charge pump outputs are forced to low, and when DLC is 0, the charge pump operates normally.  This feature can be useful to remove the PLL from a deadlock state. The PLL can deadlock if its VCO control voltage V <sub>tune</sub> becomes 0 V, halting the VCO. Setting DLC to 1 sets V <sub>tune</sub> to V <sub>CC</sub> , restarting the VCO. Normal operating mode is selected after power-on reset. |   |  |   |                     |  |
| (14) | TBC               | When TBC is 1 th   |   | signal can be output from the O-7 be invalid. TBC is set to 0 by the p | , .   | OUT7                |  |
| (15) | TEST0 to<br>TEST2 | Test data Bits TEST0 to TE power-on reset.   | ST2 are used for  | in-factory device testing. Set them                                    | all to 0. They are set to zero after a  |                     |  |

### **Serial Data Output**

The 40-bit data word output on DO has the format and functions as shown in Figure 5 and Table 12, respectively.




Figure 5 Output Data Word Out

**Table 12 Input Data Functions** 

| No. | Name      | Function   | Related bits                                    |
|-----|-----------|--|---|
| (1) | l1 to l7  | Input port data Bits I1 to I7 reflect the data latched into each input port when the device changes to data output mode. I6 and I7 are zero when the corresponding port is a counter input. I1 to I5 correspond to the I/O-1 to I/O-5 ports, and I6 and I7, to the HCTR/I-6 and LCTR/I-7 inputs, respectively. | I/O-1 to I/O-5, H/I-6,<br>L/I-7<br>OUT1 to OUT5 |
| (2) | C0 to C19 | Counter contents  Bits C0 to C19 are the latched contents of the 20-bit binary counter. C19 is the MSB. C0 is the LSB.   | CTS0, CTS1, CTE                                 |

### Serial Data Input/Output Mode Selection

The LC72146 use the CCB (computer control bus) serial data format. The first eight bits form the address, shown in Figure 6, used to select the mode of operation as shown in Table 13.

Table 13 Serial Data Input/Output Mode Selection

| lanut/outquit mode | Address           |    |    |  |    |    |    | Function |                           |
|--------------------|-------------------|----|----|--|----|----|----|----------|---------------------------|
| Input/output mode  | В0                | B1 | B2 | В3   | A0 | A1 | A2 | A3       | Function                  |
| IN1                | 0                 | 0  | 0  | 1  | 0  | 0  | 1  | 0        | 32-bit control data input |
| IN2                | 1                 | 0  | 0  | 1  | 0  | 0  | 1  | 0        | 32-bit control data input |
| OLIT               | OUT 0 1 0 1 0 1 0 |    | 0  | Output data. Data is output if the clock is active |    |    |    |          |                           |






Figure 6 Mode Selection Address Bits

### 1. Serial data input (IN1/IN2)



### 2. Serial data output (OUT)



Note: 1. The data conversion time varies with the value of the pull-up resistor, since the DO pin is an n-channel open drain circuit.

2. The DO pin is normally open.

### **Programmable Divider**

The configuration of the programmable divider is shown in Figure 7. The input mode selection is shown in Table 14, and the input sensitivity, in Table 15.




Figure 7 Programmable Divider

**Table 14 Programmable Divider Selection** 

| DVS | SNS | Divisor setting (NO) | Input frequency range | Input port |
|-----|-----|----------------------|-----------------------|------------|
| 1   | ×   | 272 to 65535         | 10 to 160 MHz         | FMIN       |
| 0   | 1   | 272 to 65535         | 2 to 40 MHz           | AMIN       |
| 0   | 0   | 4 to 4095            | 0.5 to 10 MHz         | AMIN       |

Note:  $\times$  = don't care

Table 15 Input Sensitivity (Target Sensitivity)

|             | Minimum input sensitivity (f [MHz]) |              |               |  |  |
|-------------|-------------------------------------|--------------|---------------|--|--|
| (A) FMIN    | 10 ≤ f < 50                         | 50 ≤ f < 130 | 130 ≤ f < 160 |  |  |
| (A) I WIIN  | 70 mVrms                            | 40 mVrms     | 70 mVrms      |  |  |
| (B) AMIN    | 2 ≤ f < 25                          | 25 ≤ f < 40  |               |  |  |
| (b) Aivilin | 40 mVrms                            | 70 mVrms     | _             |  |  |
| (C) AMIN    | 0.5 ≤ f < 2.5                       | 2.5 ≤ f < 10 |               |  |  |
| (C) AMIN    | 40 mVrms                            | 70 mVrms     | _             |  |  |

CTC: Input sensitivity switching data. When CTC is 1 the input sensitivity is degraded. However, the actual values will be:

 $HCTR \rightarrow 30 \text{ to } 40 \text{ mVrms}$  (frequency: 10.7 MHz)

LCTR  $\rightarrow$  10 to 15 mVrms (frequency: 450 kHz)

CTP: The input pull-down resistor (when CTE is 0) can be disabled by setting CTP to 1.

CTP must be set to 1 at least 4 ms before CTE is set to 1. CTP should be set to 0 if the counter is not used.

When CTP is set to 1 wait time is reduced at 1 to 2 ms.

The LC72146 includes a general-purpose 20-bit binary counter whose value can be read out from the DO pin, MBS first. When using this counter for frequency measurement, one of four measurement times (4, 8, 32, or 64 ms) is selected by GT0 and GT1. The frequency input to either the HCTR or the LCTR pin can be measured by determining the number of pulses input to the counter during the measurement period.

This counter can be used to measure the period of the signal input to the LCTR pin by determining how many cycles of a reference signal (900 kHz) are input to the counter during one or two periods of the LCTR pin signal.

The counter is started by setting the serial data CTE bit to 1. While serial data is latched in the LC72146 when CE falls from high to low, input to the HCTR or the LCTR pin must be provided within the waiting period that follows CE being set low.

Next, after the measurement completes, the value of the counter must be read out during the period that CTE is 1. (The general-purpose counter is reset when CTE is set to 0.)

It should be emphasized here that the counter should be reset before measurement by setting CTE to 0.

Also note that although the signal input to the LCTR pin is input to the counter directly, the signal input to the HCTR pin is divided by two internally before being input to the counter. Accordingly, the value of the counter will be 1/2 the actual frequency input to the HCTR pin.




Figure 8 General-Purpose Counter


|    | CTS1 | CTS0 | Input pin | Measurement mode | Frequency range                | Input sensitivity |
|----|------|------|-----------|------------------|--------------------------------|-------------------|
| S1 | 1    | _    | HCTR      | Frequency        | 0.4 to 25.0 MHz                | 40 mVrms*         |
| S2 | 0    | 1    | LCTR      | Frequency        | 10 to 500 kHz                  | 40 mVrms*         |
| S3 | 0    | 0    | LCTR      | Period           | 1.0 to 20 × 10 <sup>3</sup> Hz | (pulse)           |

Note: \* CTC = 0: 40 mVrms CTC = 1: 70 mVrms


However, the frequency ranges will be as follows when CTC is 1.

HCTR: 8 to 12 MHz, LCTR: 400 to 500 kHz

| GT1 | GT0 | Frequency mea         | Period measurement |             |
|-----|-----|-----------------------|--------------------|-------------|
| GII |     | Measurement time (ms) | Wait time (ms)     | mode        |
| 0   | 0   | 4                     | 3 to 4             | One period  |
| 0   | 1   | 8                     | 3 10 4             | One period  |
| 1   | 0   | 32                    | 7 to 8             | Tue periode |
| 1   | 1   | 64                    | 7 10 6             | Two periods |



### **Integrating Count**



Note: CTE:  $0 \rightarrow$ 

• General-purpose counter reset General-purpose counter start

• Restarts on a new 1 setting

In integrated count mode, the count value is accumulated in the general-purpose counter.

Care is required to handle counter overflow.

Counter values: 0<sub>H</sub> to FFFFF<sub>H</sub> (1,048,575)

To implement the integrating count operation leave CTE set to 1. When the serial data (IN1) is transmitted again, the general-purpose counter will start to measure the input again and the result will be added to the count.

### **Charge Pump**

The charge pump configuration is shown in Figure 9.




Figure 9 Charge Pump

| PDC1 | PDC0 | PDS (sub-charge pump state)             |
|------|------|---|
| 0 —  |      | High impedance                          |
| 1    | 1    | Charge pump operates (normal operation) |
| 1    | 0    | Charge pump operates (when unlocked)    |

| DLC | PD1, PD0, PDS    |  |
|-----|------------------|--|
| 0   | Normal operation |  |
| 1   | Forced to low    |  |

When unlock is detected following a channel change, PDS (the sub-charge pump) operates. The value of R1 changes to R1M // R1S (R1S  $\approx$  100  $\Omega$ ), as shown in Figure 10, decreasing the low-pass filter time-constant and accelerating PLL locking.




Figure 10 Charge Pump Connections

The unlock detection data UL1 must be set to 1. The unlock detection range will be set to  $\pm 0.56$  µs or  $\pm 1.11$  µs. If a phase difference in excess of these values is detected the circuit will go to the unlock state and the sub-charge pump will operate. When the circuit approaches the lock state and the phase difference falls under the unlock detection range, the sub-charge pump operation will stop, i.e., the sub-charge pump will go to the high impedance state.

Note: 1. Notes on the phase comparator dead zone

| DZ1 | DZ0 | Dead zone mode | Charge pump | Dead zone |
|-----|-----|----------------|-------------|-----------|
| 0   | 0   | DZA            | ON/ON       | −-0 s     |
| 0   | 1   | DZB            | ON/ON       | −0 s      |
| 1   | 0   | DZC            | OFF/OFF     | +0 s      |
| 1   | 1   | DZD            | OFF/OFF     | + +0 s    |

Cases where the charge pump is in the ON/ON state require special care during system design since the charge pump outputs correction pulses even when the PLL is locked and it is easy for the loop to become unstable. The following problems may occur in the ON/ON state.

- ① Sidebands may be generated by reference frequency leakage.
- ② Sidebands may be generated by low frequency leakage due to the correction pulse envelope.

The settings that have a dead zone (the OFF/OFF settings) provide good loop stability, but it is hard to achieve a good S/N ratio with these settings. Inversely, the settings with no dead zone (the ON/ON settings) allow a high S/N ratio to be achieved but it is hard to achieve good loop stability with these settings.

Therefore, it can be effective to select either the DZA or DXB setting, i.e., a setting which has no dead zone, when an S/N ratio of between 90 and 100 dB or higher is required in FM mode, or when the AM stereo pilot margin needs to be increased. However, in cases where such a high FM S/N ratio is not required and where an adequate AM stereo pilot margin can be achieved or AM stereo is not used, either the DZC or DZD setting, i.e., a setting which has a dead zone, should be selected.

#### Dead Zone Definition

The phase comparator compares fp with a reference frequency (fr) as shown in Figure 11. Figure 12 shows the characteristics of an ideal phase comparator, which outputs an output voltage (A) that is proportional to the phase difference Ø. However, in an actual IC, a region (dead zone) in which minute phase differences cannot be detected occurs due to internal circuit delays and other factors. To implement an end product with a high S/N ration, the dead zone should be as small as possible.

However, there are cases where a larger dead zone can make a popularly-priced model easier to use. This is because it is possible for RF leakage from the mixer to the VCO to modulate the VCO in popularly-priced models when a strong RF input is applied. When the dead zone is small an output that compensates for this problem is generated, and this output may itself modulate the VCO and generate beating with the RF frequency.




Figure 11 Figure 12

#### 2. FMIN, AMIN, HCTR and LCTR

These inputs should each be capacitively coupled using a 50 to 100 pF capacitor. Also, these capacitors should be mounted as close as possible to their respective inputs.

3. IF counting using HCTR or LCTR

The LC72146 can perform IF count tuning when connected to an SD (station detector) signal from an IF IC. IF counting should start when the SD signal becomes active.

Note on IF counting: The SD (station detect) signal must be used in conjunction with IF counting. When using the general-purpose counter for IF counting, be sure to determine whether or not there is an SD signal from the IF IC. The IF counter buffer should be turned on and IF counting performed only if there is an SD signal. Autosearch techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.


4. Using the DO pin

In modes other than data output mode, the DO pin is also used for counter completion, unlock detection, and for checking for changes in the input pin. (In these cases the DO pin will change from the high to the low level.) The state of the input pin can be input to the controller directly through the DO pin.

- Power supply pins
   Capacitors must be inserted between the power supply V<sub>DD</sub> and V<sub>SS</sub> pins for noise exclusion. These capacitors must be placed as close as possible to the V<sub>DD</sub> and V<sub>SS</sub> pins.
- 6. VCO setup


Applications must be designed so that the VCO (local oscillator) does not stop, even if the control voltage (Vtune) goes to 0 V. If it is possible for the oscillator to stop, the application must be use the control data (DLC) to temporarily force Vtune to  $V_{CC}$  to prevent deadlock from occurring. (Deadlock clear circuit)

### Pin States at Power On and Reset




O: Open L: Low F: Floating

### **Application System Example**




### Note on Clock Time Base Usage

A resistor of at least  $100 \text{ k}\Omega$  must be used as the clock time base output pin (O-7) pull-up resistor. Also, the use of a Schmitt circuit is recommended in the controller (microprocessor) input circuit to prevent chattering. Forming a loop filter with the built-in low-pass filter transistor will also serve to prevent degradation of the VCO C/N characteristics. Since the grounding points for the clock time base output pin and the low-pass filter transistor are a common point within the IC, current fluctuations in the clock time base output pin must be kept to a minimum to limit influencing the low-pass filter.




### **Serial Data Timing**

When CL is stopped at the low level



When CL is stopped at the high level



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2001. Specifications and information herein are subject to change without notice.