



Consumer Electronics

SAT Mixer-Oscillator-PLL

TUA6110XS

Edition 16.02.98

**Published by Infineon AG iGr,
Marketing-Kommunikation,
Balanstr. 73,
81541 Munich**

© Infineon AG iGr 1999.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Office, Semiconductor Group.

Infineon AG iGr is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Semiconductor Group of Infineon AG iGr, may only be used in life-support devices or systems² with the express written approval of the Semiconductor Group of Infineon AG iGr.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

Ausgabe 16.02.98

**Herausgegeben von Infineon AG iGr,
Marketing-Kommunikation,
Balanstraße 73,
81541 München**

© Infineon AG iGr 1999.

Alle Rechte vorbehalten.

Wichtige Hinweise!

Gewähr für die Freiheit von Rechten Dritter leisten wir nur für Bauelemente selbst, nicht für Anwendungen, Verfahren und für die in Bauelementen oder Baugruppen realisierten Schaltungen.

Mit den Angaben werden die Bauelemente spezifiziert, nicht Eigenschaften zugesichert.

Liefermöglichkeiten und technische Änderungen vorbehalten.

Fragen über Technik, Preise und Liefermöglichkeiten richten Sie bitte an den Ihnen nächstgelegenen Vertrieb Halbleiter in Deutschland oder an unsere Landesgesellschaften im Ausland.

Bauelemente können aufgrund technischer Erfordernisse Gefahrstoffe enthalten.

Auskünfte darüber bitten wir unter Angabe des betreffenden Typs ebenfalls über den Vertrieb Halbleiter einzuholen.

Die Infineon AG iGr ist ein Hersteller von CECC-qualifizierten Produkten.

Verpackung

Bitte benutzen Sie die Ihnen bekannten Verwerter. Wir helfen Ihnen auch weiter – wenden Sie sich an Ihren für Sie zuständigen Vertrieb Halbleiter. Nach Rücksprache nehmen wir Verpackungsmaterial sortiert zurück. Die Transportkosten müssen Sie tragen.

Für Verpackungsmaterial, das unsortiert an uns zurückgeliefert wird oder für das wir keine Rücknahmepflicht haben, müssen wir Ihnen die anfallenden Kosten in Rechnung stellen.

Bausteine in lebenserhaltenden Geräten oder Systemen müssen ausdrücklich dafür zugelassen sein!

Kritische Bauelemente¹ des Bereichs Halbleiter der Infineon AG iGr dürfen nur mit ausdrücklicher schriftlicher Genehmigung des Bereichs Halbleiter der Infineon AG iGr in lebenserhaltenden Geräten oder Systemen² eingesetzt werden.

- 1 Ein kritisches Bauelement ist ein in einem lebenserhaltenden Gerät oder System eingesetztes Bauelement, bei dessen Ausfall berechtigter Grund zur Annahme besteht, daß das lebenserhaltende Gerät oder System ausfällt bzw. dessen Sicherheit oder Wirksamkeit beeinträchtigt wird.
- 2 Lebenserhaltende Geräte und Systeme sind (a) zur chirurgischen Einpflanzung in den menschlichen Körper gedacht, oder (b) unterstützen bzw. erhalten das menschliche Leben. Sollten sie ausfallen, besteht berechtigter Grund zur Annahme, daß die Gesundheit des Anwenders gefährdet werden kann.

TUA6110XS**Revision History: Current Version: 16.6.99**

Previous Version: 30.7.98

old Page	new Page	Subjects (major changes since last revision)
all	all	SIEMENS Logo change to Infineon Logo

Data Classification**Maximum Ratings**

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25\text{ °C}$ and the given supply voltage.

Operating Range

In the operating range the functions given in the circuit description are fulfilled.

For detailed technical information about "**Processing Guidelines**" and "**Quality Assurance**" for ICs, see our "**Product Overview**".

Table of Contents		Page
1	Features	1
2	Pinning	1
3	Ordering Information	1
4	Functional Description	2
5	Application	2
6	Pin Configuration	3
7	Pin Description	4
8	Block Diagram	5
9	Circuit Description	6
9.1	Mixer-Oscillator block	6
9.2	PLL block	6
9.3	I ² C-Bus Interface	7
9.3.1	Bit Allocation Read / Write	8
9.3.2	I ² C Bus Timing Diagram	10
10	Absolute Maximum Ratings	11
11	Operating Range	13
12	AC / DC Characteristics	14
12.1	Digital Unit	14
12.1.1	PLL	14
12.1.2	I ² C-Bus	14
12.2	Analog Unit	16
12.2.1	Mixer-Oscillator	16
12.2.2	Band A Circuit Section	16
12.2.3	Band B Circuit Section	17
13	Test Circuit	18
13.1	DC and RF Parameter Measurement	18
13.2	Measurement of Crystal Oscillator Frequency	19
14	Equivalent I / O-Schematic	20
15	Application Circuits	21
15.1	Application Circuit 1, Band A	21
15.2	Application Circuit 2, Band B (Evaluation Board)	22

1 Features


Mixer/Oscillator

- Two 4 pin oscillator for Band A and Band B frequency range
- Optimum decoupling of input frequency from oscillator
- Double balanced mixer with wide dynamic range and low-impedance input for Band A and Band B frequency range
- Internal low-noise reference voltage source

PLL

- PLL with short lock-in time; no asynchronous divider stage
- Fast I²C bus mode possible
- 3 programmable chip addresses
- Short pull-in time for quick channel access and optimized loop stability
- 3 high-current switch outputs
- 2 TTL inputs
- 5-level A/D converter
- Lock-in flag
- Power-down flag
- Few external components
- Full ESD protection

2 Pinning



3 Ordering Information

Type	Package	Ordering Code
TUA 6110XS	P-TSSOP-28-1	Q67001-A5211
TUA 6110XS	P-TSSOP-28-1 Tape & Reel	Q67007-A5211I

4 Functional Description

The **TUA 6110X** device combines a mixer-oscillator block including two balanced mixers and two oscillators, with a digitally programmable phase locked loop (PLL) for use in SAT tuners.

The mixer-oscillator block includes two balanced mixers (double balanced mixer with low-impedance input), two frequency and amplitude-stable balanced oscillators for Band A/Band B and a low-noise reference voltage source.


The PLL block with three hard-switched chip addresses forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the sattuner oscillator up to 3.3 GHz in increments of 125 kHz. The tuning process is controlled by a microprocessor via an I²C bus. The device has three output ports, which all can also be used as input ports (two TTL inputs and one A/D converter input). A flag is set when the loop is locked. The input ports and lock flag can be read by the processor via the I²C bus.

5 Application


The IC is suitable for all SAT-tuners in TV- and VCR-sets, cable set-top receivers and TOPSET-converters for analog TV an Digital Video Broadcasting.

6 Pin Configuration

P-TSSOP 28-1




P-TSSOP-28-1



7 Pin Description

Pin No.	Symbol	Function
1	MIXA	Band A Mixer input, low-impedance, symmetrical to MIXAx
2	MIXAx	Band A Mixer input, low-impedance, symmetrical to MIXA
3	MIXB	Band B Mixer input, low-impedance, symmetrical to MIXBx
4	MIXBx	Band B Mixer input, low-impedance, symmetrical to MIXB
5	V _{VCCA}	Positive supply voltage for analog block
6	CAS	Chip address select
7	IFout	Open collector mixer output, high-impedance, symmetrical to IFoutx
8	IFoutx	Inverse open collector mixer output, high-impedance, symmetrical to IFout
9	GND _D	Digital Ground
10	SDA	Data input/output for the I ² C bus
11	SCL	Clock input for the I ² C bus
12	V _{VCCD}	Positive supply voltage for digital block (PLL)
13	Q	4 MHz low-impedance crystal oscillator input
14	Qx	Inverse 4 MHz low-impedance crystal oscillator input
15	P2/ADC	Port output / ADC input
16	P1/I1	Port output / TTL input
17	P0/I0	Port output / TTL input
18	CHGPMP	Charge pump output / loop filter
19	TUNE	VCO tuning voltage output
20	GND _A	Analog Ground
21	OB-B1	Band B Oscillator amplifier, high-impedance base input, symmetrical to OB-B2
22	OB-E1	Band B Oscillator amplifier, low-impedance emitter output, symmetrical to OB-E2
23	OB-E2	Band B Oscillator amplifier, low-impedance emitter output, symmetrical to OB-E1
24	OB-B2	Band B Oscillator amplifier, high-impedance base input, symmetrical to OB-B1
25	OA-B1	Band A Oscillator amplifier, high-impedance base input, symmetrical to OA-B2
26	OA-E1	Band A Oscillator amplifier, low-impedance emitter output, symmetrical to OA-E2
27	OA-E2	Band A Oscillator amplifier, low-impedance emitter output, symmetrical to OA-E1
28	OA-B2	Band A Oscillator amplifier, high-impedance base input, symmetrical to OA-B1

8 Block Diagram



9 Circuit Description

9.1 Mixer-Oscillator block

The mixer-oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for Band A/Band and a reference voltage source.

In a complete tuner the input signal passes a frontend stage with MESFET amplifier, a double-tuned band-pass filter and is then fed to the balanced mixer input of the IC which has a low-impedance input. The input signal is mixed there with the on chip oscillator signal.

9.2 PLL block

The mixer-oscillator signal VCO/VCOx is internally DC-coupled as a differential signal at the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio $N = 256$ through 32767 and is then compared in a digital frequency / phase detector to a reference frequency $f_{ref} = 125$ kHz. This frequency is derived from a balanced, low-impedance 4 MHz crystal oscillator (pin Q, Qx) divided by $Q = 32$.

The phase detector has two outputs UP and DOWN that drive two current sources I+ and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the I+ current source pulses for the duration of the phase difference. In the reverse case the I- current source pulses. If the two signals are in phase, the charge pump output (CHGPMP) goes into the high-impedance state (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier, external pullup resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state when the control bit T0 = 1. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuitry. TUNE may be switched off by the control bit OS to allow external adjustments.

If the VCO is not working the PLL locks to a tuning voltage of 33V.

By means of control bit 5I the pump current can be switched between two values by software. This programmability permits alteration of the control response of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.

The software-switched ports P0, P1, P2 are general-purpose open-collector outputs. The test bit T1 = 1, switches the test signals f_{ref} (4 MHz / 32) and C_y (divided input signal) to P0 and P1 respectively. P0, P1, P2 are bidirectional.

The lock detector resets the lock flag FL when the width of the charge pump current pulses is greater than the period of the crystal oscillator (i.e. 250 ns). Hence, when FL = 1, the maximum deviation of the input frequency from the programmed frequency is given by

$$\Delta f = \pm I_P (K_{VCO} / f_Q) (C_1 + C_2) / (C_1 C_2)$$

where I_P is the charge pump current, K_{VCO} the VCO gain, f_Q the crystal oscillator frequency and C_1, C_2 the capacitances in the loop filter (see application circuit). As the charge pump pulses at 125 kHz (= f_{ref}), it takes a maximum of 16 μ s for FL to be reset after the loop has lost lock state.

Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive f_{ref} periods. Therefore it takes between 128 and 144 μ s for FL to be set after the loop regains lock.

9.3 I²C-Bus Interface

Data is exchanged between the processor and the PLL via the I²C bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity of the I²C bus.

The data from the processor pass through an I²C bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further information transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive clock edge.

The table 1 "bit allocation" should be referred to the following description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the control logic returns the SDA line to LOW (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The LSB bit (R/W) determines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.

In the data portion of the telegram during a WRITE operation, the MSB bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type has to follow the first byte.

If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line is released to allow the processor to generate a stop condition. The status word consists of two bits from the TTL input ports, three bits from the A/D converter, the lock flag and the power-on flag.

Three different chip addresses can be set by appropriate connection of pin CAS (see table 2 "address selection").

When the supply voltage is applied, a power-on reset circuit prevents the PLL from setting the SDA line to LOW, which would block the bus. The power-on reset flag POR is set at power-on and if V_{VCCD} falls below 3.2 V. It will be reset at the end of a READ operation.

9.3.1 Bit Allocation Read / Write

Table1:

Byte	MSB ¹⁾	bit6	bit5	bit4	bit3	bit2	bit1	LSB	Ack	Remarks
Write Data										
Address Byte	1	1	0	0	0	MA1	MA0	0	A	
Progr. Divider Byte 1	0	n14	n13	n12	n11	n10	n9	n8	A	
Progr. Divider Byte 2	n7	n6	n5	n4	n3	n2	n1	n0	A	
Control Byte 1	1	5I	T1	T0	1	1	1	OS	A	
Control Byte 2	A/B	x	x	x	x	P2	P1	P0	A	
Read Data										
Address Byte	1	1	0	0	0	MA1	MA0	1	A	
Status Byte	POR	FL	x	I1	I0	A2	A1	A0	A	

1.) MSB shifted first.

Divider ratio:

$$N = 16384 \times n14 + 8192 \times n13 + 4096 \times n12 + 2048 \times n11 + 1024 \times n10 + 512 \times n9 + 256 \times n8 + 128 \times n7 + 64 \times n6 + 32 \times n5 + 16 \times n4 + 8 \times n3 + 4 \times n2 + 2 \times n1 + n0$$

Control Bytes:

Bandswitch A/B:

A/B=1 OSC/MIX Band B is active

Ports P0, P1, P2:

P0...P2=1 open-collector output is active

P0...P2=0 open-collector output is inactive, TTL-inputs I1, I0 and ADC available

Pump current 5I:

5I=1 high PD output current

5I=0 low PD output current

Disabling tuning voltage OS:

OS=1 disables TUNE

OS=0 enables TUNE

Status Byte:

Power On Reset flag POR:

flag is set at power-on and reset at the end of READ operation

PLL lock flag FL:

flag is set to 1 when loop is locked

TTL-inputs I1, I0:

input data from pins P1/I1, P0/I0

ADC bits A2,A1,A0:

digital outputs of the 5-level ADC

Table 2: Address Selection

Voltage at CAS	MA1	MA0
$(0...0.1) * V_{VCC}$	0	0
$(0.4...0.6) * V_{VCC}$	1	0
$(0.9...1) * V_{VCC}$	1	1


Table 3: Test Modes

Test mode	T1	T0
Normal operation	0	0
P1 = Cy output, P0 = f_{ref} output	1	0
Charge pump output, CHGPMP is in high-impedance state	0	1
TTL-inputs I1/I0 are Cy/ f_{ref} inputs of phase detector	1	1

Table 4: A/D Converter Levels

Voltage at P2 / ADC	A2	A1	A0
$(0...0.15) * V_{VCC}$	0	0	0
$(0.15...0.3) * V_{VCC}$	0	0	1
$(0.3...0.45) * V_{VCC}$	0	1	0
$(0.45...0.6) * V_{VCC}$	0	1	1
$(0.6...1) * V_{VCC}$	1	0	0

9.3.2 I²C Bus Timing Diagram



Telegram examples:

Start-Addr-DR1-DR2-CW1-CW2-Stop
 Start-Addr-CW1-CW2-DR1-DR2-Stop
 Start-Addr-DR1-DR2-Stop
 Start-Addr-CW1-CW2-Stop

Start= start condition
 Addr= address byte
 DR1= prog. divider byte 1
 DR2= prog. divider byte 2
 CW1= control byte 1
 CW2= control byte 2
 Stop= stop condition

10 Absolute Maximum Ratings

The maximal ratings may not be exceeded under any circumstances, not even momentary and individual, as permanent damage to the IC will result.

Ambient Temperature under bias: $T_A = -20$ to $+80^\circ\text{C}$

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min	max		
PLL					
Supply voltage	V_{VCCD}	-0.3	+6	V	
CHGPMP	V_{CHGPMP} I_{CHGPMP}	-0.3	1	V mA	
Crystal oscillator pins Q, Qx	V_Q I_Q	-5	V_{VCCD}	V mA	
Bus input/output SDA Bus output current SDA	V_{SDA} $I_{SDA(L)}$	-0.3	+6 5	V mA	
Bus input SCL	V_{SCL}	-0.3	+6	V	
Port outputs P0, P1, P2	V_P	-0.3	+13	V	
Chip address switch CAS	V_{CAS}	-0.3	V_{VCCD}	V	
VCO tuning output (loop filter)	V_{TUNE}	-0.3	+35	V	
Bus output SDA	I_{SDAL}	-1	5	mA	open collector
Port outputs P0, P1, P2	$I_{P(L)}$	-1	15	mA	open collector
Total port output current	$\Sigma I_{P(L)}$		20	mA	$t_{max} = 0,1$ sec. at 6 V
Junction temperature	T_J		+125	$^\circ\text{C}$	
Storage temperature	T_{Stg}	-40	+125	$^\circ\text{C}$	
Thermal resistance (junction to ambient)	R_{thSA}		130	K/W	

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min	max		
Mixer-Oscillator					
Supply voltage	V_{VCCA}	-0.3	+6	V	
Mix A/B inputs	$V_{MIXA/B}$ $I_{MIXA/B}$	-5	2 6	V mA	
VCO A/B base voltage	$V_{OA/B-B}$	-0.3	3	V	
VCO A/B emitter current	$I_{OA/B-E}$	-5	5	mA	
IF output	V_{IFout} V_{IFoutx}		6	V	

All values are referred to ground (pin), unless stated otherwise.
 Currents with a positive sign flows into the pin and currents with a negative sign flows out of pin.

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min	max		
ESD-Protection¹					
all pins unless otherwise specified	V_{ESD}	-1	1	kV	
Mixer inputs MIXA/B	$V_{ESD MIX}$	-500	500	V	Pin 1-4
Mixer outputs IFout / IFoutx	$V_{ESD IF}$	-500	500	V	Pin 7, 8
Ports	$V_{ESD P}$	-500	500	V	Pin 15-17
Charge pump	$V_{ESD CP}$	-500	500	V	Pin 18
Oscillator inputs OA/OB	$V_{ESD OSC}$	-500	500		Pin 21-28

1. according to MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 - 1993

11 Operating Range

Within the operational range the IC operates as described in the circuit description.

The AC / DC characteristic limits are not guaranteed.

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min	max		
Supply voltage	V_{VCCD}	+4.5	+5.5	V	
Supply voltage	V_{VCCA}	+4.5	+5.5	V	
Mixer output voltage	V_{IFout} V_{IFoutx}	+4.5	+5.5	V	open collector
Programmable divider factor	N	256	32767		
Mixer A input frequency range	f_{MIXA}	420	920	MHz	
Oscillator A frequency range	f_{OA}	900	1400	MHz	
Mixer B input frequency range	f_{MIXB}	900	2150	MHz	
Oscillator B frequency range	f_{OB}	1400	2650	MHz	
Ambient temperature	T_{amb}	-20	+80	°C	

12 AC / DC Characteristics

Supply Voltage $V_{VCCA} = 5\text{ V}, V_{VCCD} = 5\text{ V}$
 Ambient temperature $T_{amb} = 25\text{ }^{\circ}\text{C}$

Parameter	Symbol	Limit Values			Unit	Test conditions
		min	typ	max		
12.1 Digital Unit						
12.1.1 PLL						
Supply current	I_{VCCD}	21	26	31	mA	$V_{VCCD} = 5\text{ V}$
Crystal oscillator connections Q, Qx						
Crystal frequency	f_Q	3.2	4.0	4.8	MHz	series resonance
Crystal resistance	R_Q	10		100	Ω	series resonance
Oscillation frequency	f_Q	3,99975	4,000	4,00025	MHz	$f_Q = 4\text{ MHz}$
Input impedance	Z_Q	-600	-750	-900	Ω	$f_Q = 4\text{ MHz}$
Charge pump output CHGPMP						
HIGH output current	I_{CPH}	± 90	± 220	± 300	μA	$5I = 1, V_{CP} = 2\text{ V}$
LOW output current	I_{CPL}	± 22	± 50	± 75	μA	$5I = 0, V_{CP} = 2\text{ V}$
Tristate current	I_{CPZ}		+1		nA	$T_0 = 1, V_{CP} = 2\text{ V}$
Output voltage	V_{CP}	1.0		2.5	V	locked
Drive output TUNE (open collector)						
HIGH output current	I_{TH}			10	μA	$V_{TH} = 33\text{ V}, T_0 = 1$
LOW output voltage	V_{TL}			0.5	V	$I_{TL} = 1.0\text{ mA}$
12.1.2 I²C-Bus						
Bus inputs SCL, SDA						
HIGH input voltage	V_{IH}	3		5.5	V	
LOW input voltage	V_{IL}	0		1.5	V	
HIGH input current	I_{IH}			10	μA	$V_{IH} = V_S$
LOW input current	I_{IL}	-10			μA	$V_{IL} = 0\text{ V}$
Bus output SDA (open collector)						
HIGH output current	I_{OH}			10	μA	$V_{OH} = 5.5\text{ V}$
LOW output voltage	V_{OL}			0.4	V	$I_{OL} = 3\text{ mA}$
Edge speed SCL, SDA						
Rise time	t_r			300	ns	
Fall time	t_f			300	ns	
Clock timing SCL						
Frequency	f_{SCL}	0		400	kHz	
HIGH pulse width	t_H	0.6			μs	
LOW pulse width	t_L	1.3			μs	
Start condition						
Set-up time	t_{susta}	0.6			μs	
Hold time	t_{hsta}	0.6			μs	

Parameter	Symbol	Limit Values			Unit	Test conditions
		min	typ	max		
Stop condition						
Set up time	t_{susto}	0.6			μs	
Bus free	t_{buf}	1.3			μs	
Data transfer						
Set-up time	t_{sudat}	0.1			μs	
Hold time	t_{hdat}	0			μs	
Input hysteresis SCL, SDA	V_{hys}		200		mV	
Pulse width of spikes which are suppressed	t_{sp}	0		50	ns	
Capacitive load for each bus line	C_L			400	pF	
Port outputs P0, P1, P2 (open collector)						
HIGH output current	I_{POH}			1	μA	$V_{POH} = 5\text{ V}$
LOW output voltage	V_{POL}			0.5	V	$I_{POL} = 15\text{ mA}$
TTL port inputs P0, P1						
HIGH input voltage	V_{PIH}	2.7			V	
LOW input voltage	V_{PIL}			0.8	V	
HIGH input current	I_{PIH}			10	μA	$V_{PIH} = 13.5\text{ V}$
LOW input current	I_{PIL}	-10			μA	$V_{PIL} = 0\text{ V}$
ADC port input P2						
HIGH input current	I_{ADCH}			10	μA	
LOW input current	I_{ADCL}	-10			μA	
Address selection input CAS						
HIGH input current	I_{CASH}			50	μA	$V_{CASH} = 5\text{ V}$
LOW input current	I_{CASL}	-50			μA	$V_{CASL} = 0\text{ V}$

Parameter	Symbol	Limit Values			Unit	Test conditions
		min	typ	max		

12.2 Analog Unit

12.2.1 Mixer-Oscillator

Current consumption	I_{VCCA}	14	20	26	mA	Bit A/B=0
	I_{VCCA}	14	20	26	mA	Bit A/B=1
Mixer current	I_{IF}	4	6	8	mA	
Mixer output impedance	R_{IFout}		11		k Ω	Parallel equivalent circuit, $f_{IF} = 479,5$ MHz
	C_{IFout}		0.5		pF	Parallel equivalent circuit, $f_{IF} = 479,5$ MHz


12.2.2 Band A Circuit Section

Mixer input impedance	R_{MIXA}		20		Ω	$f_{MIXA} = 950$ MHz
	L_{MIXA}		10		nH	$f_{MIXA} = 950$ MHz
Oscillator frequency range	f_{OscA}	900		1400	MHz	$V_d = 0,5..28$ V
Oscillator drift	Δf_{OscA}			2	MHz	$V_S = 5$ V \pm 10%
	Δf_{OscA}			2	MHz	$\Delta T = 25$ °C
	Δf_{OscA}			5	MHz	t = 5 s up to 15 min after switching on
Oscillator phase noise	L(fm)		-78		dBc/Hz	fm = 10 kHz, application circuit 1
Mixer gain	G_{MixA}	3	6	8	dB	$f_{MIXA} = 420$ MHz (DSB), $f_{IF} = 479,5$ MHz
	G_{MixA}	3	6	8	dB	$f_{MIXA} = 920$ MHz (DSB), $f_{IF} = 479,5$ MHz
Mixer noise figure	F_{MixA}	8	10	13	dB	$f_{MIXA} = 420$ MHz (DSB), $f_{IF} = 479,5$ MHz
	F_{MixA}	8	10	13	dB	$f_{MIXA} = 920$ MHz (DSB), $f_{IF} = 479,5$ MHz
IF suppression	a_{IFB}		20		dB	$V_{MixA} = 80$ dB μ V

Parameter	Symbol	Limit Values			Unit	Test conditions
		min	typ	max		
12.2.3 Band B Circuit Section						
Mixer input impedance	R_{MIXB}		20		Ω	$f_{MIXB} = 950 \text{ MHz}$
	L_{MIXB}		10		nH	$f_{MIXB} = 950 \text{ MHz}$
Oscillator frequency range	f_{OscB}	1400		2650	MHz	$V_d = 0,5..28 \text{ V}$
Oscillator drift	Δf_{OscB}			2	MHz	$V_S = 5 \text{ V} \pm 10\%$
	Δf_{OscB}			2	MHz	$\Delta T = 25 \text{ }^\circ\text{C}$
	Δf_{OscB}			5	MHz	$t = 5 \text{ s}$ up to 15 min after switching on
Oscillator phase noise	$L(fm)$		-65		dBc/Hz	$f_m = 10 \text{ kHz}$, application circuit 2
Mixer gain	G_{MixB}	3	6	8	dB	$f_{MIXB} = 950 \text{ MHz}$ (DSB), $f_{IF} = 479.5 \text{ MHz}$
	G_{MixB}		2	3	dB	$f_{MIXB} = 2150 \text{ MHz}$ (DSB), $f_{IF} = 479.5 \text{ MHz}$
Mixer noise figure	F_{MixB}	8	10	13	dB	$f_{MIXB} = 950 \text{ MHz}$ (DSB), $f_{IF} = 479.5 \text{ MHz}$
	F_{MixB}		15	18	dB	$f_{MIXB} = 2150 \text{ MHz}$ (DSB), $f_{IF} = 479.5 \text{ MHz}$
IF suppression	a_{IFB}		20		dB	$V_{MixB} = 80 \text{ dB}\mu\text{V}$


13 Test Circuit

13.1 DC and RF Parameter Measurement




balun: TOKO B4F 617DB-1023


13.2 Measurement of Crystal Oscillator Frequency



14 Equivalent I / O-Schematic



15.2 Application Circuit 2, Band B (Evaluation Board)



balun: TOKO B4F 617DB-1023

Note: PCB material: FR4, h=1.25mm