

## 8 DECADE MULTIPLEXED COUNTER

December 2002

### FEATURES:

- DC to 7.5 MHz Count Frequency
- Multiplexed BCD and 7 Segment Outputs
- DC to 500 kHz Scan Frequency
- +4.75V to +15V Operation (V<sub>DD</sub>-V<sub>SS</sub>)
- Compatible with CMOS Logic
- High Input Noise Immunity
- Counter Output Latches
- Leading Zero Blanking
- Low Power Dissipation
- All inputs protected
- 40 Pin DIP- See Figure 1

### DESCRIPTION:

The LS7030 is a monolithic, ion implanted MOS Silicon Gate, 8 decade up counter. The circuit includes latches, multiplexer, leading zero blanking and 7 segment data outputs.

### 8 DECADE UP COUNTER

The eight decade ripple through counter increments on the negative edge of the input count pulse. Maximum ripple time is 12μs (99999999 to 00000000). Maximum count frequency is 7.5MHz.

### RESET

All decades are reset to zero when  $\overline{\text{Reset}}$  input is brought low for a minimum of 4μs. The Overflow flip-flop is reset at the same time. Reset must be high for a minimum of 1μs before next valid count can be recorded.

### LATCHES

Contents of counter are transferred to latches when  $\overline{\text{LOAD}}$  signal is brought low for a minimum of 4μs and kept low until a minimum of 12μs has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when  $\overline{\text{Load}}$  signal is high for a minimum of 1μs before next negative edge of count pulse or reset. Data is transferred for Overflow flip-flop to Overflow latch at the same time.

### SCAN OSCILLATOR AND COUNTER

The scan counter is driven by an internal oscillator whose frequency is determined by a capacitor connected between Oscillator input and Scan input. An external scan clock applied to Scan input can also drive the scan counter. Scan counter advances on negative edge of scan clock.

The counter scans from MSD to LSD. When Scan Reset input is brought high the scan counter is forced to MSD state. Internal synchronization guarantees proper scanning no matter when Scan Reset is brought low relative to scan clock. Maximum scan frequency is 500kHz.

### DECIMAL POINT

A high at the Decimal Point input resets the Blanking flip-flop causing the display to unblank. Decimal Point should be brought high at start of digit time which has active Decimal Point.




FIGURE 1

### DIGIT STROBES

Timing of Digit Strokes is arranged such that both edges of strobe are guardbanded by a minimum 400ns within valid BCD data when scan frequency is 100kHz or less. The guardband is a minimum of 200ns at 250kHz scan frequency. At 500kHz only negative edge of Strobe is guaranteed to be within valid BCD data by a minimum 200ns.

### OVERFLOW

The Overflow flip-flop sets on the first negative transition of the Overflow Input and remains set until  $\overline{\text{Reset}}$  is brought low. Data is transferred from Overflow flip-flop to Overflow Latch when  $\overline{\text{Load}}$  is brought low. A high at the Overflow Latch causes display to unblank. Overflow Output is output of Overflow Latch. MSB outputs of Decades 6, 7, 8 are available for use as Overflow Input.

### BLANKING

Leading zero blanking is employed. At start of each MSD to LSD scan, display is blanked until a nonzero digit or active decimal point is encountered. Display unblanks during LSD time and for a whole scan when Overflow output is high. When Scan Reset is applied, display blanks to prevent display damage.

Blanking information is available at  $\overline{\text{Blank}}$  output and is incorporated into 7 segment information.

**BCD and 7 SEGMENT DATA**

Data is available in BCD and 7 segment format. BCD data can be demultiplexed using Digit Strobes as latch enable signals.

With V<sub>GG</sub> at -12V, V<sub>DD</sub> at 0V and V<sub>SS</sub> at +5V, all inputs are TTL and CMOS compatible. All outputs are CMOS compatible and BCD and BLANK outputs also provide standard TTL compatibility. In addition, Overflow Output is low power TTL compatible. In either mode outputs swing between V<sub>DD</sub> and V<sub>SS</sub>.

**POWER SUPPLIES**

+4.75 Volts to +15 Volts single power supply operation is obtained when V<sub>GG</sub> and V<sub>DD</sub> are tied together. Inputs and outputs are CMOS compatible and Minimum Input Noise Immunity of 25% of power supply is guaranteed except for Test Count Input. (Inputs are TTL compatible at +4.75V to +5.25V operation.)

**MAXIMUM RATINGS**

PARAMETER	SYMBOL	VALUE	UNITS
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Operating Temperature	T <sub>A</sub>	-25 to +70	°C
Voltage (any pin to V <sub>SS</sub> )	V <sub>max</sub>	-30 to +0.5	V

**DC ELECTRICAL CHARACTERISTICS**

(V<sub>DD</sub> = V<sub>GG</sub> = 0V, V<sub>SS</sub> = +4.75 to +15V, -25°C T<sub>A</sub> +70°C unless otherwise specified.)

	PARAMETER	SYMBOL	MIN	MAX	UNITS
	Operating Supply Current (f <sub>c</sub> = 7.5MHz)	I <sub>DDs</sub>	-	15	mA
	Input Noise Immunity Low and High	V <sub>ni</sub>	25% (V <sub>SS</sub> -V <sub>DD</sub> )	-	V
	Test Count Input	V <sub>il</sub> V <sub>ih</sub>	V <sub>SS</sub> - 20 V <sub>SS</sub> - 1.0	V <sub>SS</sub> - 3.95 V <sub>SS</sub>	V V
D6, D7, D8 OF, BCD Blank (See Note 1)	Output Voltage "0"	V <sub>ol</sub>	-	+0.2	V
	Output Voltage "1"	V <sub>oh</sub>	V <sub>SS</sub> - 1.0	-	V
Segment and Strobe Outputs (See Note 2)	Output Voltage "0" (sinking 10µA)	V <sub>ol</sub>	-	+0.5	V
	Output Voltage "1"				
	V <sub>SS</sub> = 4.75 (V <sub>oh</sub> = V <sub>SS</sub> - 0.5V)	-	0.05	-	mA
	(V <sub>oh</sub> = V <sub>SS</sub> - 1V)	-	0.25	-	mA
	(V <sub>oh</sub> = V <sub>SS</sub> - 4V)	-	0.90	-	mA
	V <sub>SS</sub> = 10V (V <sub>oh</sub> = V <sub>SS</sub> - 2V)	-	2.0	-	mA
	(V <sub>oh</sub> = V <sub>SS</sub> - 3V)	-	3.0	-	mA
V <sub>SS</sub> = 15V (V <sub>oh</sub> = V <sub>SS</sub> - 2V)	-	3.0	-	mA	
(V <sub>oh</sub> = V <sub>SS</sub> - 3V)	-	4.5	-	mA	

**NOTE 1:** Current Sink = Same as segment and strobe outputs.  
 Current Source = N/A at V<sub>oh</sub> = V<sub>SS</sub> - .5V for V<sub>SS</sub> = +4.75V  
 35µA at V<sub>oh</sub> = V<sub>SS</sub> - 1V for V<sub>SS</sub> = +4.75V  
 40% of segment and strobe outputs at all other specified operating points.

**NOTE 2:** Limit segment current to 4.5mA maximum.  
 Limit strobe current to 6mA maximum.

The following inputs have internal pull down resistors to V<sub>DD</sub> with maximum sink current of 5µA at V<sub>SS</sub> input.

Scan Reset	Test Count	Count
Decimal Point	Overflow	Lamp Test


**SCAN OSCILLATOR**

CAPACITANCE	TYPICAL OSCILLATOR FREQUENCY		
	4.75V	10V	15V
50pF	40.0 kHz	24.2kHz	22.2 kHz
100pF	22.2 kHz	14.8kHz	13.8 kHz
470pF	5.0 kHz	3.6kHz	3.5 kHz
750pF	3.3 kHz	2.4kHz	2.2 kHz
2000pF	1.3 kHz	0.91kHz	0.85 kHz


**ELECTRICAL CHARACTERISTICS:**

(V<sub>DD</sub> = V<sub>GG</sub> = 0V, V<sub>SS</sub> = +4.75 to +15V, -25°C ≤ T<sub>A</sub> ≤ +70°C unless otherwise specified.)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Count test and Count frequency (V <sub>SS</sub> = +5V ± 5%)	f <sub>c</sub> , f <sub>tc</sub>	DC	7.5	MHz
(V <sub>SS</sub> = +10V)	f <sub>c</sub> , f <sub>tc</sub>	DC	6	MHz
(V <sub>SS</sub> = +15V)	f <sub>c</sub> , f <sub>tc</sub>	DC	5	MHz
Scan frequency	f <sub>sc</sub>	DC	500	kHz
Count Pulse Width (V <sub>SS</sub> = +5V ± 5%)	t <sub>cpw</sub>	66	-	ns
(V <sub>SS</sub> = +10V)	t <sub>cpw</sub>	83	-	ns
(V <sub>SS</sub> = +15V)	t <sub>cpw</sub>	100	-	ns
Count Ripple Time	t <sub>cr</sub>	-	12	µs
Load Pulse Width	t <sub>lpw</sub>	4	-	µs
Load Removal Tme	t <sub>lr</sub>	-	1	µs
Reset Pulse Width	t <sub>rpw</sub>	4	-	µs
Reset Removal Time	t <sub>rr</sub>	-	1	µs
Rise and fall time				
Count Pulse	t <sub>rfc</sub>	-	4	µs
Reset Pulse	t <sub>rfr</sub>	-	4	µs
test Count Pulse	t <sub>rftc</sub>	-	80	µs
*Strobe Guard Band time (f <sub>sc</sub> 100kHz)	t <sub>gb</sub>	400	-	ns
*Strobe Guard Band time (100kHz f <sub>sc</sub> 250kHz)	t <sub>gb</sub>	200	-	ns
*Strobe Guard Band time (250kHz f <sub>sc</sub> 500kHz) negative edge only	t <sub>gb</sub>	200	-	ns



**FIGURE 2. GUARD BANDED STROBE**



**FIGURE 3. SEVEN SEGMENT FONT**

**TTL COMPATIBLE OUTPUTS:**

**POWER SUPPLIES:** V<sub>SS</sub> = +5V ± 5%, V<sub>DD</sub> = 0V, V<sub>GG</sub> = -12V ± 5%

**OUTPUT LEVELS:** "1" Level V<sub>SS</sub> - 0.5V (sourcing 100µA) } BLANK AND BCD  
 "0" Level 0.4V (sinking 1.6mA) } DATA OUTPUTS

"1" Level V<sub>SS</sub> - 0.5V (sourcing 40µA) } OVERFLOW  
 "0" Level 0.4V (sinking .18mA) } OUTPUT

All other outputs as specified for single power supply, V<sub>SS</sub> = + 15V, operation.  
 Inputs as specified for single power supply, V<sub>SS</sub> = +5V ± 5% operation.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.




FIGURE 4. LS7030 BLOCK DIAGRAM