TC51V16165BFT-70

PRELIMINARY

1,048,576 WORD X 16 BIT (EDO) DYNAMIC RAM

Description

The TC51V16165BFT is the Hyper Page Mode (EDO) dynamic RAM organized 1,048,576 words by 16 bits. The TC51V16165BFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC51V16165BFT to be packaged in a standard 50/44 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 3.3V±0.3V tolerance, direct interfacing capability with high performance logic families such as Schottky LVTTL.

S.DRAM Components 16M DRAM

Features

- 1,048,576 word by 16 bit organization
- · Fast access time and cycle time
- Single power supply of 3.3V±0.3V with a built-in V_{BB} generator
- Low Power
 - 270mW MAX. Operating
 - ~ (TC51V16165BFT-70)
 - 1.8mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Hyper Page Mode (EDO) Mode capability
- All inputs and outputs TTL compatible
- 4096 refresh cycles/64ms
- Package TC51V16165BFT: TSOP50-P-400

Note: For packaging details see Mechanical Dimensions section.

Key Parameters

	ITFM	TC51V16165BFT
	I I CIVI	-70
t _{RAC}	RAS Access Time	70ns
t _{AA}	Column Address Access Time	35ns
t _{CAC}	CAS Access Time	20ns
t _{RC}	Cycle Time	124ns
t _{HPC}	Hyper Page Mode Cycle Time	30ns

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

B-129

This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

^{2.} LIFE SUPPORT POLICY

To shiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.


A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.

The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.

Pin Name


A0 ~ A11	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/ Upper Byte Control
<u>LCAS</u>	Column Address Strobe/ Lower Byte Control
WE	Write Enable
ŌĒ	Output Enable
I/O1 ~ I/O16	Data Input/Output
V _{CC}	Power (+3.3V)
V _{SS}	Ground
NC	No Connection

Pin Connection (Top View)



9097248 0028389 843

Block Diagram



Absolute Maximum Ratings

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V _{IN}	-0.3 ~ V _{CC} + 0.3	V	1
Output Voltage	V _{OUT}	-0.3 ~ V _{CC} + 0.3	V	1
Power Supply Voltage	V _{CC}	-0.3 ~ 4.6	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature (10s)	T _{SOLDER}	260	°C	1
Power Dissipation	PD	600	m W	1
Short Circuit Output Current	lout	50	mA	1

| 9097248 0028390 565 🖿

PRELIMINARY

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

B-131

Recommended DC Operating Conditions (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
V _{CC}	Supply Voltage	3.0	3.3	3.6	٧	2
V_{IH}	Input High Voltage	2.2	-	V _{CC} + 0.3*	٧	2
VIL	Input Low Voltage	-0.3**	-	0.8	٧	2

 $^{^*}$ V_{CC} + 1.2V at pulse width ≤ 20ns (pulse width is measured at V_{CC}).

DC Electrical Characteristics ($V_{CC} = 3.3V \pm 0.3V$, $Ta = 0 \sim 70^{\circ}C$)

SYMBOL	PARAMETER				UNIT	NOTES
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, UCAS, ULAS, Address Cycling: t _{RC} =t _{RC} MIN)	TC51V16165BFT-70	-	75	mA	3, 4, 5
I _{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=ULAS=V _{IH})				mA	
l _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, UCAS=ULAS=V _{IH} : t _{RC} =t _{RC} MIN.)	TC51V16165BFT-70	-	75	mA	3, 5
I _{CC4}	HYPER PAGE MODE CURRENT Average Power Supply Current, Hyper Page Mode (RAS=V _{IL} , UCAS, ULAS, Address Cycling: t _{HPC} =t _{HPC} MIN.)				mA	3, 4, 5
I _{CC5}	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=ULAS=V _{CC} -0.2V)				mA	
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, UCAS, UCAS Cycling: t _{BC} =t _{BC} MIN.)				mA	3, 5
I _{I (L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V _{IN} ≤0.5V, All Other Pins Not Under Test=0V)		-10	10	μА	
1 _{O (L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, (0V≤V _{OUT} ≤5.5V)			10	μА	
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} = -2mA)			-	٧	
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =2mA)			0.4	٧	

9097248 0028391 4T1

B-132

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

PRELIMINARY

^{**-1.2}V at pulse width \leq 20ns (pulse width is measured at V_{SS}).

Electrical Characteristics and Recommended AC Operating Conditions ($V_{CC} = 3.3V \pm 0.3V$, $Ta = 0 \sim 70^{\circ}C$) (Notes 6,7,8)

		TC51V	16165BFT		
SYMBOL	PARAMETER		-70	UNIT	NOTES
		MIN	MAX		
t _{RC}	Random Read or Write Cycle Time	124	-	ns	
t _{RMW}	Read-Modify-Write Cycle	157	-	ns	
t _{RAC}	Access Time from RAS	-	70	ns	9, 14, 15
t _{CAC}	Access Time from CAS	-	20	ns	9, 14
t _{AA}	Access Time from Column Address	-	35	ns	9, 15
t _{CPA}	Access Time from CAS Precharge	† -	40	ns	9
t _{CLZ}	CAS to Output in Low-Z	0	-	ns	
toff	Output Buffer Turn-off Delay	0	15	ns	10, 16
t _T	Transition Time (Rise and Fall)	1	50	ns	
t _{RP}	RAS Precharge Time	50	-	ns	
t _{RAS}	RAS Pulse Width	70	10,000	ns	
t _{RASP}	RAS Pulse Width (Hyper Page Mode)	70	100,000	ns	
t _{RSH}	RAS Hold Time	12	-	ns	1
t _{RHCP}	RAS Hold Time from CAS Precharge (Hyper Page Mode)	40	-	ns	
t _{CSH}	CAS Hold Time	50	-	ns	
t _{CAS}	CAS Pulse Width	12	10,000	ns	
t _{RCD}	RAS to CAS Delay Time	14	50	ns	14
t _{RAD}	RAS to Column Address Delay Time	12	35	ns	15
t _{CRP}	CAS to RAS Precharge Time	5	-	ns	
t _{CP}	CAS Precharge Time	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	ns	
t _{ASC}	Column Address Set-Up Time	0	0	ns	
t _{CAH}	Column Address Hold Time	12	 -	ns	
t _{RAL}	Column Address to RAS Lead Time	35		ns	
t _{RCS}	Read Command Set-Up Time	0	-	ns	
t _{RCH}	Read Command Hold Time	0	† -	ns	11
t _{RRH}	Read Command Hold Time referenced to RAS	0	-	ns	11
twcH	Write Command Hold Time	12	-	ns	



PRELIMINARY

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

B.DRAW Compone

Electrical Characteristics and Recommended AC Operating Conditions (Cont)

		TC51V	16165BFT		
SYMBOL	PARAMETER	-70		UNIT	NOTES
		MIN	MAX	-	
t _{WP}	Write Command Pulse Width	12	-	ns	
t _{RWL}	Write Command to RAS Lead Time	12	-	ns	
t _{CWL}	Write Command to CAS Lead Time	12	-	ns	
t _{DS}	Data Set-Up Time	0	-	ns	12
t _{DH}	Data Hold Time	12	-	ns	12
t _{REF}	Refresh Period	-	64	ms	
twcs	Write Command Set-Up Time	0	-	ns	13
t _{CWD}	CAS to WE Delay Time	39	-	ns	13
t _{RWD}	RAS to WE Delay Time	89	-	ns	13
t _{AWD}	Column Address to WE Delay Time	54	-	ns	13
t _{CPWD}	CAS Precharge to WE Delay Time	59	-	ns	13
t _{CSR}	CAS Set-Up Time (CAS before RAS Cycle)	5	-	ns	
t _{CHR}	CAS Hold Time (CAS before RAS Cycle)	15	-	ns	
· t _{RPC}	RAS to CAS Precharge Time	5	-	ns	
t _{CPT}	CAS Precharge Time (CAS before RAS Counter Test Cycle)	20	-	ns	
t _{ROH}	RAS Hold Time referenced to OE	10	-	ns	
t _{OEA}	OE Access Time	-	20	ns	9
t _{OED}	OE to Data Delay	15	-	ns	
toLZ	OE to Output in Low-Z	0	-	ns	
t _{OEZ}	Output buffer turn off Delay Time from OE	0	15	ns	10
t _{OEH}	OE Command Hold Time	12	-	ns	
tops	Output Disable Set-Up Time	0	-	ns	

■ 9097248 0028393 274 **■**

B-134

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

PRELIMINARY

DRAM Components 16M DRAM

Electrical Characteristics and Recommended AC Operating Conditions (Cont)

		TC51V16165BFT			
SYMBOL	PARAMETER	-70		UNIT	NOTES
		MIN	MAX	1	
t _{RNCD}	RAS to next CAS Delay Time (Hyper Page Mode)	70	-	ns	
t _{HPC}	Hyper Page Mode Cycle Time	30	-	ns	
tHPRWC	Hyper Page Mode Read-Modify-Write Cycle Time	75	-	ns	
tcoH	Output Data Hold Time	5	-	ns	
t _{REZ}	Output Buffer Turn-off Delay from RAS	0	15	ns	10, 16
t _{WEZ}	Output Buffer Turn-off Delay from WE	0	15	ns	10
t _{WED}	WE to Data Delay	15	-	ns	
toE	OE Pulse Width	20	-	ns	-
t _{OEP}	OE Precharge Time	12	-	ns	
t _{CPO}	CAS to OE Precharge Time	5	-	ns	-

Capacitance ($V_{CC} = 3.3V \pm 0.3V$, f = 1MHz, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
C _{I1}	Input Capacitance (A0 ~ A11)	-	5	
C _{I2}	Input Capacitance (RAS, UCAS, LCAS, WE, OE)	-	7	ьE
Co	Input Capacitance (I/O1 ~ I/O16)	-	7	

Note: Please refer to Timing Diagrams Number 2.

9097248 0028394 **1**00 **1**

PRELIMINARY

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to Vss.
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC6} depend on cycle rate. 3.
- I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open. 4.
- 5.
- Address can be changed one or less while $\overline{RAS}=V_{IL}$. In case of I_{CC4} , it can be changed once or less during a hyper page mode cycle (t_{HPC}).

 An initial pause of 500µs is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume t_T=2ns.
- 8. V_{IH} (min.) and V_{II} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 9. This parameter is measured with a load equivalent to 1 TTL load and 100pF at V_{OH}=2.0V (I_{OUT}=-2mA), V_{OL}=0.8V (I_{OUT}=2mA).
- 10. t_{OFF} (max.), t_{OEZ} (max.), t_{OEZ} (max.), and t_{WEZ} (max.) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 12. These parameters are referenced to UCAS, LCAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.
- 13. twcs, trwp, tcwp, tawb and tcpwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If t_{RWD}≥t_{RWD} (min.), t_{CWD}≥t_{CWD} (min.), t_{AWD}≥t_{AWD} (min.) and t_{CPWD}≥t_{CPWD} (min.) (Hyper Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC}.
- 15. Operation within the tRAD (max.) limit insures that tRAC (max.) can be met. tRAD (max.) is specified as a reference point only: If tRAD is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA}.
- 16. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going (toff). If CAS goes to high before CAS high going, the open circuit condition of the output is achieved by RAS high going (t_{RE7}).

9097248 0028395 047

B-136

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

PRELIMINARY

Data Out Hi-Z Control Logic

RAS	CAS	ŌĒ	WE	Timing Specification
"H"		«L»	"H"	t _{OFF}
	"H"	"L"	"H"	t _{REZ}
u[33	nT 20		"H"	t _{OEZ}
"L"	"H"	"["	_	t _{WEZ}

B.DRAM Components 16W DRAM

Data Out Lo-Z Control Logic

RAS	CAS	ŌĒ	WE	Timing Specification
«L»		«L»	"H"	t _{CLZ}
al n	ะ[ว	_	"H"	t _{OLZ}
u[p	u[n		"H"	t _{OLZ}

9097248 0028396 T83

PRELIMINARY

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

B-137