MOTOROLA ■ SEMICONDUCTOR **TECHNICAL DATA**

Product Preview

512K × 40 Bit Dynamic Random Access **Memory Module** for Error Correction Applications

The MCM40512S and MCM40L512S are 20M, dynamic random access memory (DRAM) modules organized as $524,288 \times 40$ bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of twenty MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted under each DRAM. The MCM514256A is a 1.0 μ CMOS high speed, dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM40512 = 8 ms (Max)MCM40L512 = 64 ms (Max)

- Consists of Twenty 256K \times 4 DRAMs, and Twenty 0.22 μ F (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection

Fast Access Time (t_{RAC}): MCM40512S-70 = 70 ns (Max)

MCM40512S-80 = 80 ns (Max) MCM40512S-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM40512S-70 = 4.51 W (Max)MCM40512S-80 = 3.96 W (Max)

MCM40512S-10 = 3.41 W (Max)

Low Standby Power Dissipation:

TTL Levels = 220 mW (Max)


CMOS Levels (MCM40512) = 110 mW (Max)

(MCM40L512) = 22 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	ECC3	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	ECC4	50	DQ24	62	DQ20
3	DQ16	15	A 3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A 7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	ECC0	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	ECC6
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	NC	44	RASO.	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	ECC5	58	DQ28	70	PD4
11	NC	23	DQ21	35	ECC1	47	W	59	VCC	71	ECC7
12	A 0	24	DQ6	36	ECC2	48	CD	60	DQ29	72	V _{SS}


MCM40512 MCM40L512



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



512K × 40 BLOCK DIAGRAM



Presence Detect Pin Out									
Pin Name	70 ns	80 ns	100 ns						
PD1 PD2 PD3 PD4	NC Vss Vss NC	NC VSS NC VSS	NC VSS VSS VSS						
CD	VSS	V _{SS}	VSS						

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _C C	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.15	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4		6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0		0.8	V	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM40512-70, t _{RC} = 130 ns MCM40512-80, t _{RC} = 150 ns MCM40512-10, t _{RC} = 180 ns	ICC1	_	820 720 620	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}	_	40	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles MCM40512-70, t_{RC} = 130 ns MCM40512-80, t_{RC} = 150 ns MCM40512-10, t_{RC} = 180 ns	lcc3		820 720 620	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM40512-70, t _{RC} = 40 ns MCM40512-80, t _{RC} = 45 ns MCM40512-10, t _{RC} = 55 ns	ICC4	_ _ _	620 520 420	mA	2
V _{CC} Power Supply Current (Standby) (\$\overline{RAS}\$ = \$\overline{CAS}\$ = V _{CC} - 0.2 V) MCM40512 MCM40L512	lCC5	_	20 4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM40512-70, t _{RC} = 130 ns MCM40512-80, t _{RC} = 150 ns MCM40512-10, t _{RC} = 180 ns	ICC6	 	820 720 620	mA	2
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	- 200	200	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{out} \le V_{CC}$)	l _{lkg(O)}	- 20	20	μА	
Output High Voltage (I _{OH} = - 5 mA)	V _{OH}	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	V	

All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A8)	C _{I1}	_	110	pF	1
Input Capacitance (W)	C _{l2}	_	150	pF	1
Input Capacitance (RAS0-RAS3)	C _{I3}	_	45	pF	1
Input Capacitance (CASO-CAS3)	C _{I4}	_	45	pF	1
I/O Capacitance (DQ0–DQ31)	C _{DQ1}	_	24	pF	1
I/O Capacitance (ECC0–ECC7)	C _{DQ2}	_	24	pF	1

NOTE:

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM40512-70		MCM40512-80		MCM40512-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	_	150		180		ns	5
Page Mode Cycle Time	^t CELCEL	^t PC	40		45	_	55		ns	
Access Time from RAS	^t RELQV	^t RAC	_	70	_	80	_	100	ns	6, 7
Access Time from CAS	^t CELQV	tCAC	_	20	_	20	_	25	ns	6, 8
Access Time from Column Address	tavqv	t _{AA}	_	35	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	35	_	40	_	50	ns	6
CAS to Output in Low-Z	^t CELQX	t _{CLZ}	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	50	_	60		70	_	ns	
RAS Pulse Width	^t RELREH	^t RAS	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	25		25		ns	
CAS Hold Time	^t RELCEH	tcsH	70		80	_	100		ns	
CAS Pulse Width	^t CELCEH	†CAS	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	tRCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	[†] RELAV	†RAD	15	35	15	40	20	50	ns	12
	•		-						(0	continue

NOTES:

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. toFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively to t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.


^{1.} Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = 1 \Delta t / \Delta V$.

READ AND WRITE CYCLES (Continued)


	Symbol		MCM40512-70		MCM40512-80		MCM40512-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	†CEHREL	^t CRP	5	_	5	-	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	†CEHCEL	[†] CP	10	_	10	-	10	_	ns	
Row Address Setup Time	†AVREL	^t ASR	0	_	0		0	_	ns	
Row Address Hold Time	^t RELAX	^t RAH	10		10		15		ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0		0	_	ns	
Column Address Hold Time	^t CELAX	t _{CAH}	15	_	15		20		ns	
Column Address Hold Time Referenced to RAS	^t RELAX	tAR	55	_	60	_	75	_	ns	
Column Address to RAS Lead Time	†AVREH	tRAL	35	_	40		50		ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0		0		ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0		0	-	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0		0	_	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	twcH	15		15		20		ns	
Write Command Hold Time Referenced to RAS	^t RELWH	†WCR	55	_	60	_	75	_	ns	
Write Command Pulse Width	twLwH	tWP	15		15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	^t RWL	20	-	20	_	25		ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	25		ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	0		ns	14, 15
Data in Hold Time	tCELDX	t _{DH}	15	_	15		20	_	ns	14, 15
Data in Hold Time Referenced to RAS	[†] RELDX	tDHR	55	_	60		75		ns	
Refresh Period MCM40512 MCM40L512	^t RVRV	tRFSH	_	8 64	_	8 64	_	8 64	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0	_	0	_	ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	10	_	10		10		ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	[‡] CHR	30	_	30	_	30		ns	
CAS Precharge to CAS Active Time	†REHCEL	t _{RPC}	0	_	0		0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	tCPT	40		40	_	50		ns	
CAS Precharge Time	†CEHCEL	tCPN	10	_	10	-	15	_	ns	

- 13. Either $t_{\mbox{RRH}}$ or $t_{\mbox{RCH}}$ must be satisfied for a read cycle.
- 14. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in random write cycles.
- 15. Early write only (twcs ≥ twcs (min)).
 16. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.
- 17. To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A8 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



MOTOROLA 10

DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the module (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The nine address bus pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 524,288 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, other variations in addressing the module: the refresh modes (RAS only refresh, CAS before RAS refresh, hidden refresh), and another mode called page mode which allows the user to column access all words within a selected row. The refresh mode and page mode operations are described in more detail in later sections.

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VIL level. The CAS clock must also make a transition from VIH to the VIL level at the specified t_{RCD} timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the $t_{\mbox{\scriptsize RCD}}$ maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (t_{RAC}) . If the t_{RCD} maximum condition is not met, the access (t_{CAC}) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the RAS clock and the minimum (t_{CAS}) period for the CAS clock. The RAS clock must stay inactive for the minimum (tpp) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the CAS clock is active; the output will switch to the three-state mode when the CAS clock goes inactive. To perform a read cycle, the write (W) input must be held at the VIH level from the time the CAS clock makes its active transition (tRCS) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write (W) clock must go active (VIL level) at or before the CAS clock goes active at a minimum twcs time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the CAS clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (t_{CWL}) and the row strobe to write lead time (tRWL). These define the minimum time that RAS and CAS clocks need to be active after the write operation has started (\overline{W} clock at V_{IL} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 512 column locations on a selected row. Page access (t_{CAC}) is typically half the regular RAS clock access (t_{BAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the RAS clock active while cycling the CAS clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time (tcAs), and CAS clock precharge time (tCP) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 8 milliseconds. This is accomplished by sequentially cycling through the 512 row address locations every 8 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a RAS-only cycle on 512 row addresses every 8 milliseconds. The row addresses are latched in with the RAS clock, and the associated internal row locations are refreshed. As the heading implies, the CAS clock is not required and must be inactive or at a VIH level.

CAS Before RAS Refresh

This refresh cycle is initiated when RAS falls, after CAS has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (t_{RP}), executing a \overline{CAS} before \overline{RAS} refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See **CAS** before **FAS** refresh counter test cycle timing diagram.

The test can be performed only after a minimum of **8 CAS** before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

PACKAGE DIMENSION


S PACKAGE SIMM MODULE **CASE 866-02**



	MILLIM	ETERS	INCI	HES
DIM	MIN	MAX	MIN	MAX
Α	107.82	108.08	4.245	4.255
В	25.27	25.53	0.995	1.005
С	_	9.14	_	0.360
D	1.02	1.07	0.040	0.042
F	3.18	BSC	0.125	BSC
G	1.27	BSC	0.050	BSC
Н	_	0.25	_	0.010
J	1.19	1.37	0.047	0.054
K	0.25	_	0.100	_
L	44.45	44.45 REF 1.750 RI		REF
M	1.90	2.16	0.075	0.085
N	10.16	BSC	0.400	BSC
Р	3.18		0.125	_
a	3.12	3.22	0.123	0.127
R	6.22	6.48	0.245	0.255
S	5.72		0.225	
U	101.1	9 BSC	3.984	BSC
٧		5.28		0.208
W	1.12	_	0.044	_
X	1.52	1.63	0.060	0.064

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers - MCM40512S70 MCM40512S80 MCM40512SG70 MCM40512SG80

MCM40512S10 MCM40512SG10

MCM40L512S70 MCM40L512S80 MCM40L512S10 MCM40L512SG70 MCM40L512SG80 MCM40L512SG10