

FEATURES

- 1.8/3.3 V Single Supply Operation
- AD9736 SFDR > 53 dBc to $f_{OUT} = 600$ MHz
- AD9736 IMD > 65 dBc to $f_{OUT} = 600$ MHz
- AD9736 DNL = ± 1.0 LSB
- AD9736 INL = ± 2.0 LSB
- Low power: 380 mW ($I_{OUT5} = 20$ mA; $f_{OUT} = 330$ MHz)
- LVDS data interface with on-chip 100Ω terminations
- Analog Output: Adjustable 10-30mA ($R_L = 25 \Omega$ to 50Ω)
- On-Chip 1.2V Reference
- 160 pin BGA Package

APPLICATIONS

- Instrumentation
- Automatic Test Equipment
- RADAR
- Avionics
- Wideband Communications Systems:
 - Point-to-Point Wireless
 - LMDS
 - PA Linearization

PRODUCT DESCRIPTION

The AD9736, AD9735, and AD9734 are high performance, high frequency DACs that provide sample rates of up to 1200 MSPS, permitting multi-carrier generation up to their Nyquist frequency. The AD9736 is the 14 bit member of the family, while the AD9735 and the AD9734 are the 12 and 10 bit members, respectively. They include a serial port interface (SPI) that provides for programming many internal parameters and also enables read-back of status registers. They use a reduced specification LVDS interface to minimize data interface that may degrade performance. The output current can be programmed over a range of 10mA to 30mA. The AD9736 family is manufactured on a $0.18 \mu\text{m}$ CMOS process and operates from 1.8V and 3.3V supplies for a total power consumption of 380mW in bypass mode. It is supplied in a 160 pin BGA package for reduced package parasitics.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

PRODUCT HIGHLIGHTS

Ultra-low Noise and Intermodulation Distortion (IMD) enable high quality synthesis of wideband signals at intermediate frequencies up to 600 MHz.

LVDS receivers support Double Data Rate (DDR) input format, with the maximum conversion rate of 1200 MSPS.

Manufactured on a CMOS process, the AD9736 family uses a proprietary switching technique that enhances dynamic performance.

The current output(s) of the AD9736 family can be easily configured for various single-ended or differential circuit topologies.

Rev. PrC 4/05/2004

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703

www.analog.com

© 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

AD9736/35/34—Specifications	3	AC SPECIFICATIONS	5
DC SPECIFICATIONS	3	EXPLANATION OF TEST LEVELS	6
DIGITAL SPECIFICATIONS.....	4		

REVISION HISTORY

Revision PrA: Initial Version

Revision PrB: Updated data based on initial evaluation results

Revision PrC: Updated data for web display and ongoing evaluation results

AD9736/35/34—SPECIFICATIONS¹

DC SPECIFICATIONS

(VDD33 = 3.3 V, VDD18 = 1.8 V, MAXIMUM SAMPLE RATE, 25 OHM 1% BALANCED LOAD, UNLESS OTHERWISE NOTED)

Parameter	Temp	Test Level	AD9736			AD9735			AD9734			Unit	
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
RESOLUTION				14			12			10		Bits	
ACCURACY				± 2.0								LSB	
				± 1.0								LSB	
ANALOG OUTPUTS				TBD			TBD			TBD		% FSR	
				± 0.5			± 0.5			± 0.5		% FSR	
				± 0.5			± 0.5			± 0.5		% FSR	
				10	20	30	10	20	30	10	20	30	mA
				1.0			1.0			1.0			V
					TBD			TBD			TBD		kΩ
					TBD			TBD			TBD		pF
TEMPERATURE DRIFT				TBD			TBD			TBD		ppm/°C	
				TBD			TBD			TBD		ppm/°C	
				TBD			TBD			TBD		ppm/°C	
REFERENCE				1.2			1.2			1.2		V	
				100			100			100		nA	
ANALOG SUPPLY VOLTAGES			3.13	3.3	3.47	3.13	3.3	3.47	3.13	3.3	3.47	V	
			1.70	1.8	1.90	1.70	1.8	1.90	1.70	1.8	1.90	V	
DIGITAL SUPPLY VOLTAGES			3.13	3.3	3.47	3.13	3.3	3.47	3.13	3.3	3.47	V	
			1.70	1.8	1.90	1.70	1.8	1.90	1.70	1.8	1.90	V	
			1.70	1.8	1.90	1.70	1.8	1.90	1.70	1.8	1.90	V	
POWER CONSUMPTION				380			380			380		mW	
				550			550			550		mW	
												mW	

Table 1: DC Specifications

¹ Specifications subject to change without notice

DIGITAL SPECIFICATIONS¹

(VDD33 = 3.3 V, VDD18 = 1.8 V, MAXIMUM SAMPLE RATE, 25 OHM 1% BALANCED LOAD, UNLESS OTHERWISE NOTED)

Parameter	Temp	Test Level	AD9736,35,34			Unit
			Min	Typ	Max	
LVDS DATA INPUTS (DB[13:0]+, DB[13:0]-)			825		1575	mV
			-100		100	mV
			25			mV
			80		120	Ω
			1200			MSPS
					10 ⁹	Err/Bit
LVDS CLOCK INPUT (DATACLK_IN+, DATACLK_IN-)			825		1575	mV
			-100		100	mV
			25			mV
			80		120	Ω
			600			MHz
					1375	mV
LVDS CLOCK OUTPUT (DATACLK_OUT+, DATACLK_OUT-)			1025			mV
			180	200	220	mV
			1150		1250	mV
			80	100	120	Ω
					10	%
					25	mV
					25	mV
					3	mA
					3	mA
					TBD	mA
				600		MHz
					800	mV
					400	mV
				1200		MHz
DAC CLOCK INPUT (CLK+, CLK-)						
SERIAL PERIPHERAL INTERFACE					40	MHz
					TBD	ns
					TBD	ns

Table 2: Digital Specifications

¹ LVDS Drivers and Receivers are compliant to the IEEE-1596 Reduced Range Link, unless otherwise noted

AC SPECIFICATIONS


(VDD33 = 3.3 V, VDD18 = 1.8 V, MAXIMUM SAMPLE RATE, 25 OHM 1% BALANCED LOAD, UNLESS OTHERWISE NOTED)

Parameter	Temp	Test Level	AD9736			AD9735			AD9734			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE				1200			1200			1200		MSPS
				TBD			TBD			TBD		ns
				TBD			TBD			TBD		ns
				TBD			TBD			TBD		pA/rHz
SPURIOUS FREE DYNAMIC RANGE (SFDR)				80								dBc
				77								dBc
				63								dBc
				55								dBc
Two Tone Intermodulation Distortion (IMD)				85								dBc
				84								dBc
				74								dBc
				65								dBc
Noise Spectral Density (NSD)				-165								dBm/Hz
				-164								dBm/Hz
				-158								dBm/Hz
				-155								dBm/Hz


Table 3: AC Specifications

EXPLANATION OF TEST LEVELS**TEST LEVEL**

- I 100% production tested.
- II 100% production tested at +25°C and guaranteed by design and characterization at specified temperatures.
- III Sample Tested Only
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI 100% production tested at +25°C and guaranteed by design and characterization for industrial temperature range.




TPC1. AD9736, Typical INL




TPC2. AD9736, Typical DNL



TPC3. AD9736, 3rd Order IMD vs. Fout and Sample Rate



TPC4. AD9736, Noise Spectral Density vs Fout at 1.2GSPS



TPC5. AD9736, In Band SFDR vs Fout