TOSHIBA TMPN3120FE5M

TENTATIVE

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


T M P N 3 1 2 0 F E 5 M

Neuron[®] Chip For Distributed Intelligent Control Networks (LonWorks®)

The Neuron Chip TMPN3120FE5M provides double the performance of previous Neuron Chips. It supports a response time of 3 to 4 ms across a LONWORKS Network and has double the input/output (I/O) performance of the previous Neuron Chip in terms of both response time and data transmission speed.

The TMPN3120FE5M features an extra single-chip memory in the form of 3 Kbytes EEPROM, 4 Kbytes SRAM and 16 Kbytes ROM. It is therefore suitable for applications which require more complex operations and high speed communication control.

Neuron Chips have all the built-in communications and control functions required to implement LONWORKS nodes. These nodes may then be easily integrated into highly-reliable distributed intelligent control networks. The typical functions for this chip are explained below.



Weight: 1.1 g (Typ.)

FEATURES

New features

(In comparison with TMPN3120EIM and TMPN3120FE5M)

- High-impedance communication port
- $\Delta\Sigma$ -type AD converter
- 3 Kbytes EEPROM
- 4 Kbytes static RAM

The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

- Main features of the 20 MHz Neuron Chip (In comparison with the TMPN3120E1M and TMPN3120FE5M)
 - Increased communication speed

The maximum transmission speed has been increased two-fold. 1.25 Mbps \rightarrow 2.5 Mbps

Shortened response time

The amount of time required from I/O input to I/O output has been greatly reduced. Maximum speed $7 \text{ ms} \rightarrow 3 \sim 4 \text{ ms}$

• Increased IO object speed

The execution time for all objects has been halved. Example) Serial I/O 9600 bps
Parallel I/O 1.2 μ s/byte

Development tool support

The current LonBuilder[®] and NodeBuilder[®] development tools can be used to develop applications for the TMPN3120FE5M. Updated symbol table files for the Neuron Chip firmware are available from Toshiba. If your application requires a 20 MHz input clock, a utility program available from Echelon may be used to convert the programmer files.

- * The conversion utilities can be obtained from the Echelon Web Site at http://www.echelon.com.
- * Use the 3120 programmer manufactured by Echelon when downloading to the chip.

I/O Functions

- Eleven programmable I/O pins.
- Two programmable 16-bit timers and counters built in.
- 34 different types of I/O functions to handle a wide range of input and output.
- ROM firmware image containing pre-programmed I/O drivers, greatly simplifying application programs.

Network functions

Two CPUs for communication protocol processing built in.

The communications and application CPUs execute in parallel.

- Equipped with a built-in LonTalk protocol which supports all seven levels of the OSI reference model with ISO.
- The ROM firmware image contains a complete network operating system, greatly simplifying application programs.
- Built-in twisted-pair wire transceiver with improved common mode and drive current capabilities.
- Equipped with communications modes and communication speeds which support various types of external transceivers.
 - Supports twisted-pair wire, power line, radio (RF), infrared, coaxial cables, and fiber optics.
- Communication port transceiver modes and logical addresses stored within the EEPROM.
 Can be amended via the network.

- Other functions
 - Application programs are also stored within the EEPROM.
 May be updated by downloading over the network.
 - Built-in watch-dog timer.
 - Each chip has a unique ID number.
 Effective during the logical installation of networks.
 - Low electrical consumption mode supported with a sleep mode.
 - Built in Selectable Reset time

Prolongs the power-ON reset time for at least 50 ms and keeps the operation stable during that time. The reset time can be selected 50ms delay mode or 3 clock delay mode by program after the device is in power-ON.

- High-impedance communication port (CP0 to CP3)
 The Communication port pins (CP0 to CP3) attain high impedance. The eliminates the need for an external relay.
- Built-in low-voltage detection circuit.
 - Prevents incorrect operations and writing errors in the EEPROM during drops in power voltage. The external LVD must be use, if Neuron Chip operated at 20 MHz.

Because of the possibility of improper operation at power supply voltages below 4.5 V, a low voltage detector (LVD) capability is built in to the chip to assert reset when power falls below the specified voltage.


- Firmware version 10.
- Timing for the main I/O objects during 20 MHz Neuron Chip operations

I/O MODEL	10 MHz TIMING	20 MHz TIMING
Parallel	2.4 μs / byte	1.2 μs / byte
Bitshift	1, 10 or 15 kbps	2, 20 or 30 kbps
Magcard	Up to 8334 bps	Up to 16668 bps
Magtrack1	Up to 7246 bps	Up to 14492 bps
Neurowire Master	1, 10 or 20 kbps	2, 20 or 40 kbps
Neurowire Slave	Up to 18 kbps	Up to 36 kbps
Serial	600, 1200, 2400 or 4800 bps	1200, 2400, 4800 or 9600 bps
Touch	Supported	Not supported
Frequency Output	Resolution 0.4 to 51.2 μ s	Resolution 0.2 to 25.6 μ s
rrequency Output	Max Range 26.21 to 3355 ms	Max Range 13.1 to 1678 ms
Other Timer/Counter	Resolution 0.2 to 25.6 μ s	Resolution 0.1 to 12.8 μ s
Other Timer/Counter	Max Range 13.1 to 1678 ms	Max Range 6.55 to 839 ms

The specifications for the main timers during 20 MHz operations are as follows :


Watchdog Timer	420 ms
Millisecond Timers	1 to 32000 ms
Second Timers	1 to 65000 s
Delay () Function	1 to 32767 counts
Get_Tick_Count() Function	409.6 μs per count

BLOCK DIAGRAM



ITEM	TMPN3120FE5M
CPU	8-bit CPU×3
RAM	4,096 bytes
ROM	16,384 bytes
EEPROM	3,072 bytes
16-bit Timer/Counter	2 channels
External Memory Interface	Not available
Package	32-pin SOP

PIN CONNECTION



PIN FUNCTION

PIN No.	PIN NAME	1/0	PIN FUNCTION
15	CLK1	Input	Oscillator connection, or external clock input.
14	CLK2	Output	Oscillator connection. Leave open when external clock is input to CLK1.
1	~ RESET	I/O (built-in pull-up)	Reset pin. (Active low)
8	~ SERVICE	I / O (built-in configurable pull-up)	Service pin. Indicator output during operation.
7 ~ 4	10 ₀ ~ 10 ₃	1/0	Large current sink capacity (20 mA). General I/O port. When the AD converter is used, pin IO ₃ is reserved for connection of an external resistor.
3, 30 ~ 28	10 ₄ ~ 10 ₇	I / O (built-in configurable pull-up)	General I/O port. One of IO ₄ to IO ₇ can be specified as No.1 timer/counter input. Output signal can be output to IO ₀ . IO ₄ can be used as the No.2 timer/counter input with IO ₁ as output. When using the AD converter, One of IO ₄ to IO ₆ can be used as analog input and then IO ₇ must be attached the external capacitor of proper valve and IO ₃ through external resistor of proper valve.
27, 26, 24	10 ₈ ~ 10 ₁₀	1/0	General I/O port. Can be used for serial communication with other device.
11, 12, 18, 25, 32	V_{DD}	Input	Power input (5.0 V Typ.)
9, 10, 13, 16, 23, 31	V _{SS}	Input	Power input (0 V GND)
2	LVD _{in}	Input	Input pin for programmable LVD (Normally connect to V _{DD})
19, 20, 17, 21, 22	CP ₀ ~ CP ₄	1/0	Bidirectional port for communications. Supports several communications protocols by specifying mode.

- (*) The ~ SERVICE and IO₄ to IO₇ terminals are programmable pull-ups.
 All V_{DD} terminals must be externally connected.
 All V_{SS} terminals must be externally connected.

MAXIMUM RATINGS ($V_{SS} = 0 \text{ V}, V_{SS} \text{ typ.}$)

ITEM	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{DD}	- 0.3 ∼ 7.0	V
Input Voltage	V _{IN} (1)	-0.3 to V _{DD} + 0.3 V	V
Input Voltage CP ₀ -CP ₃	V _{IN} (2)	-0.5 to $V_{DD} + 1.3 V$ $V_{IN}(2) \le 7.3$ (Note 1)	٧
Drain Current	I _{DD}	200	mA
Source Current	ISS	300	mA
Power Dissipation	PD	800	mW
Storage Temperature	T _{stg}	− 65 ~ 150	°C

(Note 1) : $V_{\mbox{IN}}$ (2) don't exceed the 7.3 V.

OPERATING CONDITIONS

ITEM	SYMBOL	MIN	TYP.	MAX	UNIT
Operating Voltage	V_{DD}	4.5	5.0	5.5	V
Input Voltage (TTL)	v_{IH}	2.0		V_{DD}	V
Imput voitage (TTL)	V_IL	VSS	_	0.8	V
Input Voltage (CMOS)	V_{IH}	V _{DD} - 0.8 V	_	V_{DD}	V
Imput voltage (Civios)	V_{IL}	V _{SS}	_	0.8	V
Input Voltage CP ₀ -CP ₃	v_{IH}	_	_	V _{DD} + 1.0 V	٧
(differential mode)	V_IL	- 0.1	_	_	V
Operating Frequency	fosc	0.625	_	20	MHz
Operating Temperature	T _{opr}	- 40	1	85	°C

ELECTRICAL CHARACTERISTICS

DC characteristic ($V_{DD} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_{a} = -40 \sim 85^{\circ}\text{C}$) (Above operating conditions apply unless otherwise states.)

ITEM	SYMBOL	PINS	TEST CONDITION	MIN	MAX	UNIT
LOW Level Input Voltage (1)	V _{IL} (1)	$IO_0 \sim IO_{10}$ CP_0 , CP_3 , CP_4 , $\sim SERVICE$	_	0	0.8	V
LOW Level Input Voltage (2)	V _{IL} (2)	~ RESET	_	0	V _{DD} × 0.3	V
HIGH Level Input Voltage (1)	V _{IH} (1)	$IO_0 \sim IO_{10}$ CP_0 , CP_3 , CP_4 , $\sim SERVICE$	_	2.0	V _{DD}	v
HIGH Level Input Voltage (2)	V _{IH} (2)	~ RESET	_	V _{DD} - 0.7 V	V _{DD}	V
	V _{OL} (1)	IO ₀ ~ IO ₃ ~ SERVICE, ~ RESET	I _{OL} = 20 mA	0	0.8	
LOW Output Voltage (1)			I _{OL} = 10 mA	0	0.4	V
LOW Output Voltage (2)	V _{OL} (2)	CP ₂ , CP ₃	I _{OL} = 40 mA	0	1.0	V
LOW Output Voltage (3)	V _{OL} (3)	(Note 1)	I _{OL} = 1.4 mA	0	0.4	V
HIGH Output Voltage (1)	V _{OH} (1)	10 ₀ ~ 10 ₃	I _{OH} = -1.4 mA	V _{DD} - 0.4 V	V _{DD}	V
HIGH Output Voltage (2)	V _{OH} (2)	~ SERVICE	IOH = -1.4 mA	V _{DD} - 0.4 V	V _{DD}	V
HIGH Output Voltage (3)	V _{OH} (3)	CP ₂ , CP ₃	I _{OH} = -40 mA	V _{DD} - 1.0 V	V _{DD}	٧
HIGH Output Voltage (4)	V _{OH} (4)	(Note 1)	IOH = -1.4 mA	V _{DD} - 0.4 V	V _{DD}	V
Input Current	IN	(Note 2)	$V_{IN} = V_{SS} \sim V_{DD}$	- 10	10	μΑ
Pull-up Current	I _{PU} (Note 3)	IO ₄ ~ IO ₇ ~ SERVICE, ~ RESET	V _{IN} = 0 V	- 30	- 300	μA
Low-voltage Detection Level	V_{LVD}	V_{DD}	_	3.8	4.5	<

(Note 1): Output voltage characteristics exclude the ~ RESET pin and CLK2 pin.

(Note 2): Excludes pull-up input pins.

(Note 3) : The IO_4 to IO_7 and \sim SERVICE pins have programmable pull-ups. \sim RESET has a fixed pull-up.

ITEM		SYMBOL	TYP.	MAX	UNIT
	20 MHz Clock		34	55	
Operating	10 MHz Clock		16	30	
Mode	5 MHz Clock		8.5	15	
Current	2.5 MHz Clock	IDD (OP)	4.5	8	mA
Consumption	1.25 MHz Clock		2.3	5	
	0.625 MHz Clock		1.3	3	
Sleep Mode Current Consumption		IDD (SLP)	16	100	μΑ

(Note): Test conditions for current dissipation

 V_{DD} = 5 V, all output = with no load, all input = 0.2 V or below or V_{DD} – 0.2 V, programmable pull-up = off, crystal oscillator clock input, differential receiver disabled. The current value (typ.) is a typical value when Ta = 25°C.

The current value (max) applies to the rated temperature range of $V_{DD} = 5.5 \, V$.

200 μ A (typ.) to 600 μ A (max) is added to the current of the differential receiver when the receiver is enabled.

The differential receiver is enabled by either of the following conditions:

- When the Neuron chip is in Run mode and the communication ports are in Differential mode.
- When the Neuron chip is in Sleep mode, the communication ports are in Differential mode, and the Wakeup pins are masked.

- Echelon, Neuron, LON, LonTalk, LonBuilder, NodeBuilder, LONWORKS, 3150, 3120 and LonManager are the registered trade marks of Echelon Corporation, USA.
- The Neuron Chip is manufactured by Toshiba under license from Echelon Corporation, USA. A
 licensing agreement between the customer and Echelon Corporation must be concluded before
 purchasing any of the neuron chip products.
- This IC (TMPN3120FE5M) is covered by the patent agreement between Toshiba and Bull Cp8 Inc.
 Kindly understand that this product cannot be used in IC cards or other portable devices (refer to
 the definition below).

"PORTABLE DEVICES"

- (I) A portable device defined by ISO standard 7816 as having a width or length of ± 10 mm and a thickness of ± 3 mm.
- (II) A portable device that conforms to the electrical connection placement and shape stipulated by ISO standard 7816 Part 2.
- (III) A pocket-sized portable device in which the ID or history of the holder or the ID or history of the device can be stored as information.

BULL CP8 patent: America patent number 4,382,279

 The following patent notice has been issued by Echelon Corporation, USA in relation to the use of the I²C I /O object.

PATENT NOTICE

Echelon's delivery to you of the "I²C Library" does not convey nor imply a right under any I²C patent rights of Philips Electronics N.V. ("Philips") to make, use or sell any product employing such patent rights. Please refer all questions with respect to I²C patents and licenses to Philips at:

Mr. H.B. Schoonheijm
Corporate Patents and Trademarks
Philips International B.V.
P.O. Box 220
5600 MD Eindhoven
The Netherlands


Telephone + 31 40 743479


Facsimile + 31 40 743489


Unit: mm

PACKAGE DIMENSIONS

SOP32-P-525-1.27







Weight: 1.1 g (Typ.)