December 2003 P2040C

#### rev 1.0

#### LCD Panel EMI Reduction IC

#### **Features**

- FCC approved method of EMI attenuation.
- Provides up to 15 dB of EMI suppression
- Generates a low EMI spread spectrum clock of the input frequency
- 50 MHz to 170 MHz input frequency range
- Optimized for 54MHz, 65MHz, 81MHz, 140MHz, and 162MHz pixel clock frequencies
- Internal loop filter minimizes external components and board space
- 8 selectable spread ranges, up to +/- 2.2%
- SSON# control pin for spread spectrum enable and disable options
- 2 selectable modulation rates
- Low cycle-to-cycle jitter
- 3.3V operating voltage
- 16 mA output drives
- TTL or CMOS compatible outputs
- Ultra low power CMOS design
- Supports most mobile graphic accelerator and LCD timing controller specifications
- Available in 8 pin SOIC and TSSOP

#### **Product Description**

The P2040C is a selectable spread spectrum frequency modulator designed specifically for digital flat panel applications. The P2040C reduces electromagnetic interference (EMI) at the clock source which provides system wide reduction of EMI of all clock dependent signals. The P2040C allows significant system cost savings by reducing the number of circuit board layers and shielding that are traditionally required to pass EMI regulations.

The P2040C uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all-digital method.

The P2040C modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock and, more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called "spread spectrum clock generation".


#### **Applications**

The P2040C is targeted towards digital flat panel applications for Notebook PCs, Palm-size PCs, Office Automation Equipments, and LCD Monitors.


December 2003 P2040C

#### rev 1.0

## **Block Diagram**



## **Pin Configuration**



## **Pin Description**

Pin#	Pin Name	Type	Description
1	CLKIN	1	External reference frequency input. Connect to externally generated reference signal.
2	MRA	1	Digital logic input used to select modulation rate. This pin has an internal pull-up resistor.
3	SR1		Digital logic input used to select Spreading Range. This pin has an internal pull-up resistor.
4	VSS	Р	Ground to entire chip. Connect to system ground.
5	SSON#	I	Digital logic input used to enable Spread Spectrum function (Active LOW). Spread Spectrum function enabled when LOW, disabled when HIGH. This pin has an internal pull-low resistor.
6	ModOUT	0	Spread spectrum clock output.
7	SR0	I	Digital logic input used to select Spreading Range. This pin has an internal pull-up resistor.
8	VDD	Р	Power supply for the entire chip (3.3V)



rev 1.0

Modulation Selection (Commercial) – Table 1


MRA	SR1	SR0	Spreading Range				Modulation Rate	
WIINA	OICI	Oito	54 MHz	65 MHz	81 MHz	108 MHz	162 MHz	Woddiation Nate
0	0	0	+/-1.4%	+/-1.2%	+/-1.0%	+/-0.8%	+/-0.4%	(Fin/80) * 62.49 KHz
0	0	1	+/-2.0%	+/-1.9%	+/-1.6%	+/-1.2%	+/-0.8%	(Fin/80) * 62.49 KHz
0	1	0	+/-1.1%	+/-0.9%	+/-0.5%	+/-0.4%	+/-0.3%	(Fin/80) * 62.49 KHz
0	1	1	+/-1.8%	+/-1.5%	+/-1.0%	+/-0.6%	+/-0.4%	(Fin/80) * 62.49 KHz
1	0	0	+/-1.3%	+/-1.3%	+/-1.3%	+/-1.2%	+/-1.1%	(Fin/80) * 20.83 KHz
1	0	1	+/-2.2%	+/-2.1%	+/-2.1%	+/-1.9%	+/-1.8%	(Fin/80) * 20.83 KHz
1	1	0	+/-1.4%	+/-1.3%	+/-1.4%	+/-1.2%	+/-0.9%	(Fin/80) * 20.83 KHz
1	1	1	+/-2.1%	+/-2.1%	+/-2.1%	+/-2.0%	+/-1.4%	(Fin/80) * 20.83 KHz

#### **Spread Spectrum Selection**

Table 1 illustrates the possible spread spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a percentage deviation of the center frequency (Note: the center frequency is the frequency of the external reference input on CLKIN, Pin 1).

**Example**: P2040C is designed for high resolution flat panel applications and is able to support panel frequencies from 54MHz to 170MHz. For a 65MHz pixel clock frequency, a spreading selection of MRA=0, SR1=1 and SR0=1 provides a percentage deviation of +/-1.50% (see Table 1). This results in frequency on ModOUT being swept from 64.03MHz to 65.98MHz at a modulation rate of 50.77KHz (see Table 1). This particular example (see Figure below) given here is a common EMI reduction method for notebook LCD panel and has already been implemented by most of the leading OEM and mobile graphic accelerator manufacturers.

P2040C Application Schematic for Mobile LCD Graphics




# December 2003

rev 1.0

#### **EMC Software Simulation**

By using Alliance EMI-Lator®¹ electromagnetic interference simulation software, radiated system level EMI analysis can be made easier to allow a quantitative assessment of EMI reduction products. The simulation engine of this EMC software has already been characterized to correlate to the electrical characteristics of the Alliance EMI reduction ICs. The following illustration is an example of the simulation result. Please visit our website at <a href="https://www.alsc.com">www.alsc.com</a> for information on how to obtain a free copy and a demonstration of the EMI-Lator simulation software.



Simulation results From EMI-Lator®

## rev 1.0

## **Absolute Maximum Ratings**

December 2003

Symbol	Parameter	Rating	Unit
VDD, VIN	Voltage on any pin with respect to GND	-0.5 to +7.0	V
Тѕтс	Storage Temperature	-65 to +125	°C
Та	Operating Temperature	0 to +70	°C

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

## **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Unit
VIL	Input Low Voltage	GND - 0.3	-	0.8	V
VIH	Input High Voltage	2.0	-	V <sub>DD</sub> + 0.3	V
lı∟	Input Low Current (pull-up resistor on inputs SR0, 1 and MRA)	-	-	-35	μА
Іін	Input High Current (pull-down resistor on input SSON#)		-	35	μА
Vol	Output Low Voltage (VDD=3.3V, IOL = 20 mA)	<del>-</del>	-	0.4	V
Vон	Output High Voltage (VDD=3.3V, IOH = 20 mA)	2.5	-	-	V
Idd	Static Supply Current	_	0.6	-	mA
Icc	Dynamic Supply Current (3.3V and 15 pF loading)	9	16	22	mA
V <sub>DD</sub>	Operating Voltage	2.7	3.3	3.7	V
<b>t</b> on	Power Up Time (First locked clock cycle after power up)		0.18		mS
Zouт	Clock Output Impedance		50		Ω


#### **AC Electrical Characteristics**

Symbol	Parameter		Тур	Max	Unit				
fin	Input Frequency, P2040C	50	120	175	MHz				
t <sub>LH</sub> *	Output Rise Time (0.8V to 2.0V)	0.7	0.9	1.1	ns				
tHL *	Output Fall Time (2.0V to 0.8V)	0.6	8.0	1.0	ns				
tuc	Jitter (cycle to cycle)	-	-	360	ps				
to	Output Duty Cycle	45	50	55	%				
*t <sub>LH</sub> and t <sub>HL</sub> are measured into	a capacitive load of 15pF		*t <sub>LH</sub> and t <sub>HL</sub> are measured into a capacitive load of 15pF						

#### **Package Information**

rev 1.0

# 8-Pin SOIC





			Allia	VANA MARKA
Symbol	Dimension	ns in inches	Dimension	s in millimeters
	Min	Max	Min	Max
Α	0.057	0.071	1.45	1.80
A1	0.004	0.010	0.10	0.25
A2	0.053	0.069	1.35	1.75
В	0.012	0.020	0.31	0.51
С	0.004	0.01	0.10	0.25
D	0.186	0.202	4.72	5.12
E	0.148	0.164	3.75	4.15
e	0.05	0 BSC	1.27 BSC	
Н	0.224	0.248	5.70	6.30
L	0.012	0.028	0.30	0.70
θ	0°	8°	0°	8°

# 8-Pin TSSOP

December 2003 P2040C

rev 1.0





	Dimension	s in inches	Dimensions in millimeters		
Symbol	Min	Max	Min	Max	
Α	0.047	<u> </u>		1.10	
A1	0.002	0.006	0.05	0.15	
A2	0.031	0.041	0.80	1.05	
В	0.007	0.012	0.19	0.30	
С	0.004	0.008	0.09	0.20	
D	0.114	0.122	2.90	3.10	
E	0.169	0.177	4.30	4.50	
e	0.026	BSC	0.65 BSC		
Н	0.244	0.260	6.20	6.60	
L	0.018	0.030	0.45	0.75	
θ	0°	8°	0°	8°	



#### rev 1.0

## **Ordering Information**

Part Number	Marking	Package Type	Qty/reel	Temperature
A2040C-08ST	A2040C	8-Pin SOIC, TUBE		-40°C to 125°C
A2040C-08SR	A2040C	8-Pin SOIC, TAPE & REEL	2500	-40°C to 125°C
A2040C-08TT	A2040C	8-Pin TSSOP, TUBE		-40°C to 125°C
A2040C-08TR	A2040C	8-Pin TSSOP, TAPE & REEL	2500	-40°C to 125°C
I2040C-08ST	I2040C	8-Pin SOIC, TUBE	43,	-40°C to 125°C
I2040C-08SR	I2040C	8-Pin SOIC, TAPE & REEL	2500	-40°C to 125°C
I2040C-08TT	I2040C	8-Pin TSSOP, TUBE		-40°C to 125°C
I2040C-08TR	I2040C	8-Pin TSSOP, TAPE & REEL	2500	-40°C to 125°C
P2040C-08ST	P2040C	8-Pin SOIC, TUBE		0°C to 70°C
P2040C-08SR	P2040C	8-Pin SOIC, TAPE & REEL	2500	0°C to 70°C
P2040C-08TT	P2040C	8-Pin TSSOP, TUBE		0°C to 70°C
P2040C-08TR	P2040C	8-Pin TSSOP, TAPE & REEL	2500	0°C to 70°C

#### **Part Numbering Guide**

Х	2040	С	08	XX
1	2	3	4	5

- 1. Flow Prefix:
  - a. A = Automotive temperature range (- $40^{\circ}$ C to  $125^{\circ}$ C)
  - b. I = Industrial Temperature range (-40°C to 85°C)
  - c. C = Commercial temperature range (0°C to 70°)
- 2. Device Number
- 3. Deviation (%) and spread option identifier
- 4. Device pin count
- 5. Package identifier
  - a. ST SOIC in TUBE
  - b. SR SOIC in TAPE & REEL
  - c. TT TSSOP in TUBE
  - d. TR TSSOP in TAPE & REEL

Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.



rev 1.0



Alliance Semiconductor Corporation 2595, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved Preliminary Information Part Number: P2040C Document Version: v1.0

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.