8-bit Proprietary Microcontroller cmos

F²MC-8L MB89180L Series

MB89183L/185L/P185/PV180

■ DESCRIPTION


The MB89180L series is a line of the general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as an LCD controller/driver, timers, a serial interface, and external interrupts.

■ FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- Maximum memory size: 16-Kbyte ROM, 512-byte RAM (Max)
- Minimum execution time: 0.95 μs/4.2 MHz
- I/O ports: Max 43 channels
- 21-bit time-base timer
- 8/16-bit timer/counter: 2 or 1 channels
- 8-bit serial I/O: 1 channel
- External interrupts (wake-up function): Four channels with edge detection plus eight level-interrupt channels
- Watch prescaler (15 bits)
- LCD controller/driver: 32 segments × 4 commons (Max 128 pixels)
- LCD driving reference voltage generator
- · Remote control transmission output
- Buzzer output
- Power-on reset function (option)
- Low-power consumption modes (stop, sleep, and watch mode)
- CMOS technology



■ PACKAGES



■ PRODUCT LINEUP

Part number Parameter	MB89183L	MB89185L	MB89P185	MB89PV180		
Classification	Mass production products (mask ROM products) One-time PROM product product (for developme					
ROM size	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, programming with general-purpose EPROM programmer)	32 K × 8 bits (external ROM)		
RAM size		256×8 bits		512 × 8 bits		
CPU functions	Number of instructions : 136 Instruction bit length : 8 bits Instruction length : 1 byte to 3 bytes Data bit length : 1, 8,16 bits Minimum execution time : 0.95 μs/4.2 MHz Interrupt processing time : 8.6 μs to 137.1μs /4.2 MHz					
Ports	I/O port (N-ch open-drain) : 8 (6 ports also serve as peripherals, 3 ports are a heavy-current drive type.) Output ports (N-ch open-drain): 18 (16 ports also serve as segment pins*2, 2 ports also serve as common pins.) I/O ports (CMOS) : 16 (12 ports also serve as an external interrupt, 8 ports also serve as segment pins.) Output ports (CMOS) : 1 (Also serve as peripherals) Total : 43 (Max)					
Timer/counter	8-bit timer operation (toggled output capable, operating clock cycle 1.9 μs to 487.6 μs) 16-bit timer operation (toggled output capable, operating clock cycle 1.9 μs to 487.6 μs)					
Serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 1.9 μs, 7.6 μs, 30.5 μs)					
LCD controller/ driver	Common output : 4 (Max) Segment output : 32 (Max) *2 Bias power supply pins : 3 LCD display RAM size : 32 × 4 bits Dividing resistor for LCD driving:Built-in (an external resistor selectability)					

(Continued)

Part number	MB89183L	MB89185L	MB89P185	MB89PV180	
Parameter	WID03103E	WD03103E	WD031 103	MD091 V 100	
External interrupt 1 (wake-up function)		4 independent channels (edge selectability) Rising edge/falling edge selectability Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)			
External interrupt 2 (wake-up function)	"L" level interrupts × 8 channels				
Buzzer output		1 (7 frequencies are selectable by the software.)			
Remote control transmission output	1	1 (Pulse width and cycle are software selectable.)			
Standby modes	Subclock mode, sleep mode, stop mode, and watch mode				
Process	CMOS				
Operating voltage	2.2 V to 3.6 V ⁻¹ 2.7 V to 6.0 V				
EPROM for use	MBM27C256A-20				

^{*1 :} Varies with conditions such as the operating frequency.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89183L	MB89185L	MB89P185	MB89PV180
FPT-64P-M03	0	0	×	×
FPT-64P-M06	0	0	0	×
FPT-64P-M09	0	0	0	×
MQP-64C-P01	×	×	×	0

^{○ :} Available ×: Not available

Note: For more information about each package, see ■PACKAGE DIMENSIONS.

^{*2 :} See ■MASK OPTIONS.

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89183L, MB89185L and MB89P185, addresses 0180H and later of the register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

- In the case of the MB89PV180, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in the sleep/stop modes is the same. (For more information, see ■ELECTRICAL CHARACTERISTICS.)

3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.


Before using options check ■MASK OPTIONS.


Take particular care on the following points:

- A pull-up resistor cannot be set for P20 to P27, P40 to P47 and P50 to P57 on the MB89P185.
- A pull-up resistor is not selectable for P10 to P17, P40 to P47 and P50 to P57 if they are used as LCD pins.
- Options are fixed on the MB89PV180.


■ PIN ASSIGNMENTS







(Continued)



- *1: Selected using the mask option (in units of 4 pins).
- *2: N-ch open drain heavy-current drive type

Pin assignment on package top (MB89PV180 only)

Pin no.	Pin	Pin no.	Pin	Pin no.	Pin	Pin no.	Pin
65	N.C.	73	A2	81	N.C.	89	ŌE
66	V_{PP}	74	A1	82	04	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	06	92	A9
69	A6	77	01	85	07	93	A8
70	A5	78	O2	86	08	94	A13
71	A4	79	О3	87	CE	95	A14
72	А3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

For more information on mask option combinations of *1, see ■MASK OPTIONS.

■ PIN DESCRIPTION

Pin	no.		I/O		
SQFP*1 QFP*2	MQFP*3 QFP*4	Pin name	circuit type	Function	
39 38	40 39	X0 X1	Α	Crystal or other resonator connector pins for the main clock. The external clock can be connected to X0. When this is done, be sure to leave X1 open.	
40	41	MODA	С	Memory access mode setting pin. Connect directly to Vss.	
43	44	RST	D	Reset I/O pin. This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset request (optional). The internal circuit is initialized by the input of "L".	
44 to 51	45 to 52	P07/INT27 to P00/INT20	E	General-purpose I/O ports. E Also serve as an external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input.	
21 to 23	22 to 24	P10/SEG24/ INT10 to P12/SEG26/ INT12	General-purpose I/O ports. Also serve as input for external interrupt 1 input. E/K The interrupt 1 input is a hysteresis type.		
25	26	P13/SEG27/ INT13		Also serve as LCD controller/driver segment output. Switching is done by the mask option.	
26 to 29	27 to 30	P14/SEG28 to P17/SEG31	F/K	General-purpose I/O ports. Also serve as LCD controller/driver segment output. Switching is done by the mask option.	
37	38	P20/EC	Н	General-purpose N-ch open-drain I/O port. Also serves as the external clock input for the 8-bit timer counter. The resource is a hysteresis input type.	
36	37	P21	I	General-purpose N-ch open-drain I/O port.	
35	36	P22/TO	I	General-purpose N-ch open-drain I/O port. Also servers as the 8-bit timer/counter output.	
34	35	P23/SI	Н	N-ch open-drain general-purpose I/O port. H Also serves as the data input for the serial I/O. The peripheral is a hysteresis input type.	
33	34	P24/SO	I	N-ch open-drain general-purpose I/O port. Also serves as the data output for the 8-bit serial I/O.	
32	33	P25/SCK	Н	N-ch open-drain general-purpose I/O port. Also serves as the clock I/O for the 8-bit serial I/O. The peripheral is a hysteresis input type.	
31	32	P26		N-ch open-drain general-purpose I/O port.	

(Continued)

Pin	Pin no.		I/O			
SQFP*1 QFP*2	MQFP*3 QFP*4	Pin name	circuit type	Function		
30	31	P27/BUZ	I	N-ch open-drain general-purpose I/O port. Also serves as buzzer output.		
52	53	P30/RCO	G	General-purpose output-only port. Also serves as a remote control transmit output.		
13 to 20	14 to 21	P50/SEG16 to P57/SEG23	J/K	Also serve as an LCD controller/driver segment output. Switching between port and segment output is done by the mast		
5 to 12	6 to 13	P40/SEG8 to P47/SEG15	J/K			
61 to 64 1 to 4	62 to 64 1 to 5	SEG7 to SEG0	К	LCD controller/driver segment output-only pins.		
57, 58	58, 59	P32/COM3, P31/COM2	L	N-ch open-drain general-purpose output ports. Also serve as an LCD controller/driver common output pins.		
59, 60	60, 61	COM1, COM0	К	LCD controller/driver common output-only pins.		
53, 54, 55	54, 55, 56	V1, V2, V3	_	LCD driving power supply pins.		
42	43	X0A	В	Cubalcal anatal accillator nine (22.700 kHz)		
41	42	X1A	В	Subclock crystal oscillator pins (32.768 kHz)		
56	57	Vcc		— Power supply pin.		
24	25	Vss	— Power supply (GND) pin.			

*1: FPT-64P-M03

*2: FPT-64P-M09

*3: MQP-64C-P01


*4: FPT-64P-M06

• External EPROM pins (MB89PV180 only)

Pin no.	Pin name	I/O	Function	
66	V _{PP}	0	"H" level output pin	
67 68 69 70 71 72 73 74	A12 A7 A6 A5 A4 A3 A2 A1	O	Address output pins	
77 78 79	O1 O2 O3	I	Data input pins	
80	Vss	0	Power supply (GND) pin	
82 83 84 85 86	O4 O5 O6 O7 O8	I	Data input pins	
87	CE	0	ROM chip enable pin Outputs "H" during standby.	
88	A10	0	Address output pin	
89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.	
91 92 93	A11 A9 A8	0	Address output pins	
94	A13	0	<u> </u>	
95	A14	0		
96	Vcc	0	EPROM power supply pin	
65 76 81 90	N.C.	_	Internally connected pins Be sure to leave them open.	

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	N-ch P-ch N-ch P-ch N-ch P-ch	 Main clock (main clock crystal oscillator) At an oscillation feedback resistor of approximately 1 MΩ CR oscillation is selectable. (MB8918X only)
В	X1A N-ch P-ch N-ch P-ch N-ch N-ch N-ch	Subclock (subclock crystal oscillator) • At an oscillation feedback resistor of approximately 4.5 MΩ
С	R S	 Hysteresis input The pull-down resistor (R) is approximately 50 kΩ for MB89183L/185L only.
D	R P-ch N-ch	 At an output pull-up resistor (P-ch) of approximately 50 kΩ Hysteresis input
E	P-ch N-ch Port Peripheral	 CMOS output CMOS input The peripheral is a hysteresis input type. Pull-up resistor optional (except MB89PV180) Approximately 50 kΩ
F	P-ch N-ch Port	CMOS output CMOS input Pull-up resistor optional (except MB89PV180) Approximately 50 kΩ



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in ■ELECTRICAL CHARACTERISTICS is applied between Vcc to Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pins open.

4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

5. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

6. Note to Noise in the External Reset Pin (RST)

If the reset pulse applied to the external reset pin (\overline{RST}) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (\overline{RST}) .

■ PROGRAMMING TO THE EPROM ON THE MB89P185


The MB89P185 is an OTPROM version of the MB89180L series.

1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode such as 16-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P185 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating area for a single chip is 16 Kbyte (C000H to FFFFH) the PROM can be programmed as follows:


Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program into the EPROM programmer at 4000H to 7FFFH.

 (Note that addresses C000H to FFFFH while operating as a single chip assign to 4000H to 7FFFH in EPROM mode.)
 - Load option data into address 3FF0H to 3FF5H of the EPROM programmer.
 - (For information about each corresponding option, see "7. Setting OTPROM Options.")
- (3) Program with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Adapter Socket

Package	Compatible adapter socket	
FPT-64P-M09	ROM-64QF2-28DP-8L2	
FPT-64P-M06	ROM-64QF-28DP-8L3	

7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming value at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• OTPROM option bit map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2550	Vacancy	Vacancy	Oscillation stime	tabilization	Vacancy	acancy Reset pin output		Power-on reset
3FF0н	Readable	Readable	WTM1 See ■MASK	WTM0 OPTIONS.	Readable	1: Yes 0: No	1: Dual clock 0: Single clock	1: Yes 0: No
3FF1н	P07 Pull-up 1: No 0: Yes	P06 Pull-up 1: No 0: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
3FF2н	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
3FF3н	Vacancy Readable	Vacancy Readable						
3FF4н	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable
3FF5н	Vacancy	Vacancy						
	Readable	Readable						

Notes: • Set each bit to 1 to erase.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

• Address 3FF6H cannot be read and should not be accessed.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG
LCC-32 (Square)	ROM-32LC-28DP-S


Inquiry: Sunhayato Corp.: TEL: : 81-3-3984-7791

FAX: 81-3-3971-0535

E-mail: adapter@sunhayato.co.jp

3. Memory Space


Memory space in each mode, such as 16-Kbyte PROM, option area is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000H to 7FFFH.
- (3) Program to 4000H to 7FFFH with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89180L series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89180L series is structured as illustrated below.



2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC) : A 16-bit register for indicating instruction storage positions

Accumulator (A) : A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator.


When the instruction is an 18-bit data processing instruction, the lower byte is used.

Index register (IX) : A 16-bit register for index modification


Extra pointer (EP) : A 16-bit pointer for indicating a memory address

Stack pointer (SP) : A 16-bit register for indicating a stack area


Program status (PS) : A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag : Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag : Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0 : Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	1	†
1	0	2	,
1	1	3	Low = no interrupt

N-flag : Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag : Set when an arithmetic operation results in 0. Cleared otherwise.

V-flag : Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.


C-flag : Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89183L, MB89185L and MB89P185 (RAM 256×8 bits), and a total of 32 banks can be used on the MB89PV180 (RAM 512×8 bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.



■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н	(W)	DDR2	Port 2 data direction register
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBTC	Time-base timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн		1	Vacancy
0Ен	(R/W)	PDR4	Port 4 data register
0F _H	(R/W)	PDR5	Port 5 data register
10н	(R/W)	BUZR	Buzzer register
11н to 13н			Vacancy
14н	(R/W)	RCR1	Remote control transmission register 1
15н	(R/W)	RCR2	Remote control transmission register 2
16н to 17н			Vacancy
18н	(R/W)	T2CR	Timer 2 control register
19н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Вн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен to 2Fн		1	Vacancy

(Continued)

Address	Read/write	Register name	Register description
30н	(R/W)	EIE1	External interrupt 1 enable register 1
31н	(R/W)	EIF1	External interrupt 1 flag register 1
32н	(R/W)	EIE2	External interrupt 2 enable register 2
33н	(R/W)	EIF2	External interrupt 2 flag register 2
34н to 5Fн			Vacancy
60н to 6Fн	(R/W)	VRAM	Display data RAM
70н to 71н			Vacancy
72н	(R/W)	LCR1	LCD controller/driver control register 1
73н to 7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7 Fн	Access prohibited	ITR	Interrupt test register

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

		Rat	ing		Domada		
Parameter	Symbol	Min	Max	Unit	Remarks		
Dawar ayarlı yaltara	V	Vss - 0.3	Vss + 4.0	V	For MB89183L/185L		
Power supply voltage	Vcc	Vss-0.3	Vss + 7.0	V	For MB89PV180/P185		
LCD power supply voltage	V1 to V3	Vss - 0.3	Vss + 4.0	V	For MB89183L/185L V1 to V3 must not exceed Vcc.		
LCD power supply voltage	V 1 10 V3	Vss-0.3	Vss + 7.0	V	For MB89PV180/P185 V1 to V3 must not exceed Vcc.		
	V ₁₁	Vss - 0.3	Vcc + 0.3	V	V _{I1} must not exceed V _{SS} + 4.0 V for MB89183L/185L and V _{SS} + 7.0 V for MB89PV180/P185. All pins except P20 to P27 without a pull-up resistor		
Input voltage	V _{I2}	Vss - 0.3	Vss + 4.0	V	P20 to P27 without a pull-up resistor for MB89183L/185L		
	V 12	Vss - 0.3	Vss + 7.0	V	P20 to P27 without a pull-up resistor for MB89PV180/P185		
	Vo ₁	Vss-0.3	Vcc + 0.3	V	Vo ₁ must not exceed V _{ss} + 4.0 V for MB89183L/185L and V _{ss} + 7.0 V for MB89PV180/P185. All pins except P20 to P27, P40 to P47, and P50 to P57 without a pull-up resistor		
Output voltage	.,	Vss-0.3	Vss + 4.0	V	P20 to P27, P40 to P47, and P50 to P57 without a pull-up resistor for MB89183L/185L		
	V _{O2}	Vss-0.3	Vss + 7.0	V	P20 to P27, P40 to P47, and P50 to P57 without a pull-up resistor for MB89PV180/P185		
"I " level maximum autaut aurrent	lo _{L1}		10	mA	All pins except P21, P26, and P27		
"L" level maximum output current	lo _{L2}	_	20	mA	P21, P26, and P27		
"L" level average output current	lolav1	_	4	mA	All pins except P21, P26, P27, and power supply pins Average value (operating current × operating rate)		
	lolav2	_	8	mA	P21, P26, and P27 Average value (operating current × operating rate)		
"L" level total maximum output current	ΣΙοι	_	80	mA	Peak value		
"L" level total average output current	Σ lolav	_	40	mA	Average value (operating current \times operating rate)		

(Continued)

Dorometer	Symbol	Va	lue	Unit	Domosko
Parameter	Symbol	Min	Max	Unit	Remarks
"H" level maximum output current	І он1	_	- 5	mA	All pins except P30 and power supply pins
	I OH2	_	-10	mA	P30
"H" level average output current	Іонаv1	_	-2	mA	All pins except P30 and power supply pins Average value (operating current × operating rate)
	lohav2	_	-4	mA	P30 Average value (operating current × operating rate)
"H" level total maximum output current	ΣΙοн	_	-20	mA	Peak value
"H" level total average output current	ΣΙομαν	_	-10	mA	Average value (operating current × operating rate)
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	- 55	+150	°C	


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions


(Vss = 0.0 V)

Doromotor	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
		2.2	3.6	V	Normal operation assurance range for MB89183L/185L
Power cumply veltage	Vcc	2.7	6.0	V	Normal operation assurance range for MB89PV180 and MB89P185
Power supply voltage	VCC	1.5	3.6	V	Retains the RAM state in stop mode for MB89183L/185L
		1.5	6.0	V	Retains the RAM state in stop mode for MB89PV180 and MB89P185
LCD power supply voltage	V1 to V3	Vss	Vcc*	V	V1 to V3 pins LCD power supply range (The optimum value dependent on the LCD element in use.)
Operating temperature	ТА	-40	+85	°C	

^{* :} The liquid-crystal power supply range and optimum value vary depending on the characteristics of the liquid-crystal display element used.



Operating Voltage vs. Main Clock Operating Frequency (MB89PV180/P185)



Operating Voltage vs. Main Clock Operating Frequency (MB89183L/185L)

"Operating Voltage vs. Main Clock Operating Frequency (MB89PV180/P185) and (MB89183L/185L) "indicate the operating frequency of the external oscillator at an instruction cycle of 4/Fch.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(1) Pin DC characteristics

 $(Vcc = +3.0 \text{ V for MB89183L/185L}; +5.0 \text{ V for MB89PV180/P185}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Donomoton	Sym-	D:-	Condition		Value		11:4:4	Damarisa
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
"H" level input	ViH	P00 to P07, P10 to P17, P20 to P27		0.7 Vcc	_	Vcc + 0.3	V	CMOS input
voltage	Vihs	RST, MODA, EC, SI, SCK, INT10 to INT13, INT20 to INT27		0.8 Vcc	_	Vcc + 0.3	٧	Hysteresis input
"L" level input	VIL	P00 to P07, P10 to P17, P20 to P27		Vss- 0.3		0.3 Vcc	V	CMOS input
voltage	VILS	RST, MODA, EC, SI, SCK, INT10 to INT13, INT20 to INT27		V _{SS} – 0.3	_	0.2 Vcc	V	Hysteresis input
Open-drain output pin	P31 P3	P20 to P27, P31, P32,		V _{SS} – 0.3	_	Vss + 4.0	V	For MB89183L/ 185L, P20 to P27, P40 to P47, and P50 to P57 without pull-up resistor only
application voltage	V _{D1}	P40 to P47, P50 to P57		Vss- 0.3	_	Vss + 6.0	_	For MB89PV180/ P185, P20 to P27, P40 to P47, and P50 to P57 without pull-up resistor only
	V _{OH1}	P00 to P07,	$I_{OH} = -2.0 \text{ mA}$	2.2	_		٧	MB89183L/185L
"H" level output	VOH	P10 to P17	$I_{OH} = -2.0 \text{ mA}$	2.4	_	_	V	MB89PV180/P185
voltage	.,	Doo	$I_{OH} = -8.0 \text{ mA}$	2.2	_		٧	MB89183L/185L
	V _{OH2}	P30	Iон = $-6.0 mA$	4.0	_	_	V	MB89PV180/P185
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20,P22 to P25, P30 to P32, P40 to P47, P50 to P57	IoL = 1.8 mA	_	_	0.4	V	
	V _{OL2}	P21, P26, P27	IoL = 8.0 mA	_		0.4	V	
	V _{OL3}	RST	IoL = 4.0 mA	_		0.4	V	MB89183L/185L
	V OL3	NOI	IoL = 4.0 mA	_	_	0.6	V	MB89PV180/P185

(Continued)

Danamatan	Sym-	Pin	Condition		Value		l lm!4	Damasila
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
	ILI1	P00 to P07, P10 to P17, P30, MODA	0.45 V < Vı < Vcc	_	_	±5	μА	Without pull-up resistor
Input leakage current (High-Z output leakage current)	l	P20 to P27, P31, P32,	0.45 V < Vı < 4.0 V	_	_	±5	μΑ	Without pull-up resistor for MB89183L/ 185L
ourrolly	LI2	P40 to P47, P50 to P57	0.45 V < Vı < 6.0 V	_	_	±5	μА	Without pull-up resistor for MB89PV180/ P185
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, RST	Vı = 0.0 V	25	50	100	kΩ	With pull-up resistor
Common output	D	COM0 to COM3	V1 to V3 = +3.0 V	_	_	2.5	kΩ	MB89183L/ 185L
impedance	Rvcом	COMO TO COM3	V1 to V3 = +5.0 V	_	_	2.5	kΩ	MB89PV180/ P185
Segment output	D	SEG0 to SEG31	V1 to V3 = +3.0 V	_	_	15	kΩ	MB89183L/ 185L
impedance	Rvseg	SEGU 10 SEG31	V1 to V3 = +5.0 V	_	_	15	kΩ	MB89PV180/ P185
LCD divided resistance	RLCD	_	Between Vcc and Vss	300	500	750	kΩ	
LCD controller/ driver leakage current	ILCDL	V1 to V3, COM0 to COM3, SEG0 to SEG31	_	_	_	±1	μА	
Input capacitance	Cin	Other than Vcc, Vss	f = 1 MHz	_	10	_	pF	

Note: For pins which serve as the segment (SEG8 to SEG31) and ports (P40 to P47, P50 to P57 and P10 to P17), see the port parameter when these pins are used as ports and the segment parameter when they are used as segments.

(2) Power Supply Current Characteristics

 $(Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Sym-	Pin	Condition		Value		Unit	Remarks	
Parameter	bol	FIII	Condition	Min	Тур	Max	Oilit	Remarks	
			FcH = 4.2 MHz, Vcc = 3.0 V, t _{inst} = 4/FcH, Main clock operation mode	_	1.3	2.5	mA	MB89183L, MB89185L	
	Icc1			Fcн = 4.2 MHz, Vcc = 5.0 V,	_	3.0	4.5	mA	MB89PV180
			t _{inst} = 4/F _{CH} , Main clock operation mode	_	3.8	6.0	mA	MB89P185	
		FcH = 4.2 MHz, Vcc = 3.0 V,		Fcн = 4.2 MHz, Vcc = 3.0 V,	_	0.18	0.7	mA	MB89183L, MB89185L
	Icc2		t _{inst} = 64/F _{CH} , Main clock operation mode	_	0.25	0.4	mA	MB89PV180	
			main crook operation mode	_	0.85	1.4	mA	MB89P185	
	Iccs ₁		FcH = 4.2 MHz, Vcc = 3.0 V, t _{inst} = 4/FcH, Main clock sleep mode	_	0.32	1	mA	MB89183L, MB89185L	
	ICCS1		FcH = 4.2 MHz, Vcc = 5.0 V, t _{inst} = 4/FcH, Main clock sleep mode	_	0.8	1.2	mA	MB89PV180, MB89P185	
Power supply	Iccs ₂		FcH = 4.2 MHz, Vcc = 3.0 V, t _{inst} = 64/FcH,	_	0.1	0.3	mA	MB89183L, MB89185L	
current*	ICCS2	Vcc	Main clock sleep mode	_	0.2	0.3	mA	MB89PV180, MB89P185	
	Iccl		Fcl = 32.768 kHz, t _{inst} = 2/Fcl, T _A = +25°C, Vcc = 3.0 V, Subclock operation mode	_	0.05	0.1	mA	MB89183L, MB89185L, MB89PV180	
			Subclock operation mode	_	0.65	1.1	mA	MB89P185	
	IccsL		Fcl = 32.768 kHz, tinst = 2/Fcl, TA = +25°C, Vcc = 3.0 V,	_	10	20	μΑ	MB89183L, MB89185L	
	ICCSL		Subclock sleep mode	_	25	50	μΑ	MB89PV180, MB89P185	
			FcL = 32.768 kHz,	_	5	15	μΑ	MB89183L, MB89185L	
	Ісст		$T_A = +25$ °C, $V_{CC} = 3.0$ V, Watch mode	_	10	15	μА	MB89P185, MB89PV180	
	loor		T _A = +25°C, V _{CC} = 3.0 V, Stop mode	_	1	10	μА	MB89183L, MB89185L	
	Іссн		T _A = +25°C, V _{CC} = 5.0 V, Stop mode	_	0.1	10	μА	MB89PV180, MB89P185	

^{*:} The power supply current is measured at the external clock, open output pins, and the external LCD dividing resistor (or external input for the reference voltage). In the case of the MB89PV180, the current consumed by the connected EPROM and ICE is not included.

4. AC Characteristics


(1) Reset Timing

(MB89183L/185L : Vcc = +3.0 V ±10 %, Vss = 0.0 V, T_A = -40°C to +85°C) (MB89PV180/P185 : Vcc = +5.0 V ±10 %, Vss = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol	Condition	Value		Unit	Remarks
Farameter	Symbol	Condition	Min	Max	Oilit	Remarks
RST "L" pulse width	t zlzh	_	48 txcyl	_	ns	

Notes: • they is the main clock oscillator period.

 If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).




(2) Power-on Reset

$$(Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Condition	Va	Value		Remarks
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power supply rising time	tR	_	_	50	ms	Power-on reset function only
Power supply cut-off time	toff	_	1	_	ms	Due to repeated operations


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(3) Clock Timing

$$(Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$$

Parameter	Symbol	Pin		Value		Unit	Remarks
rarameter	Syllibol	FIII	Min	Тур	Max	Oilit	Remarks
Clock frequency	Fсн	X0, X1	1	_	4.2	MHz	Main clock
Clock frequency	FcL	X0A, X1A	_	32.768		kHz	Subclock
Clock evelo time	thcyL	X0, X1	238	_	1000	ns	Main clock
Clock cycle time	tLCYL	X0A, X1A	_	30.5	_	μs	Subclock
Input clock nulse width	Pwh PwL	X0	20	_	_	ns	
Input clock pulse width	Pwhl Pwll	X0A	_	15.2	_	μs	External clock
Input clock rising/falling time	tcr tcr	X0	_	_	10	ns	





(4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/Fcн) t _{inst} = 1.0 μs at Fcн = 4 MHz
(minimum execution time)		2/FcL	μs	t _{inst} = 61.036 μs at F _{CL} = 32.768 kHz

(5) Serial I/O Timing

(MB89183L/185L : Vcc = +3.0 V ±10 %, Vss = 0.0 V, Ta = -40°C to +85°C) (MB89PV180/P185 : Vcc = +5.0 V ±10 %, Vss = 0.0 V, Ta = -40°C to +85°C)

Parameter	Parameter Symbol Pin Condition		Value		Unit	Remarks	
raiailletei	Symbol	FIII	Condition	Min	Max	Oilit	Nemarks
Serial clock cycle time	tscyc	SCK	O Internal clock	2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO		-200	+200	ns	
Valid SI → SCK ↑	tıvsн	SI, SCK	operation	1/2 tinst*	_	μs	
$SCK \uparrow \to valid \; SI \; hold \; time$	t shix	SCK, SI		1/2 tinst*	_	μs	
Serial clock "H" pulse width	tshsl	SCK, SO SI, SCK	SCK	1 tinst*	_	μs	
Serial clock "L" pulse width	tslsh		External	1 tinst*		μs	
$SCK \downarrow \to SO$ time	tslov		clock	0	200	ns	
Valid SI → SCK ↑	t ivsH		operation	1/2 tinst*	_	μs	
SCK $\uparrow \rightarrow$ valid SI hold time	t sнıx	SCK, SI		1/2 tinst*	—	μs	

*: For information on tinst, see "(4) Instruction Cycle."




(6) Peripheral Input Timing

(MB89183L/185L : $V_{CC} = +3.0 \text{ V} \pm 10 \text{ %}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$) (MB89PV180/P185 : $V_{CC} = +5.0 \text{ V} \pm 10 \text{ %}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)


Barraratan	Commode at	Di-	Value		11:4:4	Damarka
Parameter	Symbol	Pin	Min	Max	Unit	Remarks
Peripheral input "H" pulse width 1	tılıH1	INT10 to INT13, EC	1 tinst*	_	μs	
Peripheral input "L" pulse width 1	t _{IHIL1}	INTIO IO INTIO, EC	1 tinst*	_	μs	
Peripheral input "H" pulse width 2	t ILIH2	INT20 to INT27	2 tinst*	_	μs	
Peripheral input "L" pulse width 2	t _{IHIL2}	111120 10 111121	2 tinst*	_	μs	

*: For information on tinst, see "(4) Instruction Cycle."




■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage




(2) "H" Level Output Voltage










(4) Power Supply Current (External Clock)









■ MASK OPTIONS


	Part number	MB89183L/185L	MB89P185	MB89PV180	
No.	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible	
1	Pull-up resistors (PXX) P00 to P07, P10 to P17	Selectable per pin (The pull-up resistors for P10 to P17 are available only when these pins are not set as segment outputs.)	Can be set per pin (P10 to P17 are available only when segment output is not selected.)	Fixed to without pull-up resistor	
2	Pull-up resistors (PXX) P40 to P47, P50 to P57	Selectable per pin (Available only when these pins are not set as segment outputs.)	Fixed to without pull-up resistor	Fixed to without pull-up resistor	
3	Pull-up resistors (PXX) P20 to P27	Selectable per pin	Fixed to without pull-up resistor	Fixed to without pull-up resistor	
4	Power-on reset (POR) With power-on reset Without power-on reset	Selectable	Selectable	Fixed to with power-on reset	
5	Selection of oscillation stabilization time (OSC) • The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right.	Selectable OSC 0 : 2 ² /FcH 1 : 2 ¹² /FcH 2 : 2 ¹⁶ /FcH 3 : 2 ¹⁸ /FcH	Selectable WTM1 WTM0 0 0 : 2 ² /FcH 0 1 : 2 ¹² /FcH 1 0 : 2 ¹⁶ /FcH 1 1 : 2 ¹⁸ /FcH	Fixed to oscillation stabilization time of 2 ¹⁶ / FcH	
6	Main clock oscillation type (XSL) Crystal or ceramic resonator	Crystal or ceramic	Crystal or ceramic	Crystal or ceramic	
7	Reset pin output (RST) With reset output Without reset output	Selectable	Selectable	Fixed to with reset output	
8	Clock mode selection (CLK) Dual-clock mode Single-clock mode	Selectable	Selectable	Fixed to dual-clock mode	


	Part number	MB89183L/185L	MB89P185	MB89PV180	
No.	Specifying procedure	Specify when ordering masking	Select by version number	Select by version number	
	LCD output pin configuration choices	Specify by the option combinations listed below	_	_	
	SEG = 6: P40 to P47 segment output P50 to P57 segment output P10 to P17 segment output	Specify as SEG = 6	-101 : SEG 32 pins	-101 : SEG 32 pins	
	SEG = 5: P40 to P47 segment output P50 to P57 segment output P10 to P13 segment output P14 to P17 port output	Specify as SEG = 5	-102 : SEG 28 pins	-102 : SEG 28 pins	
	SEG = 4: P40 to P47 segment output P50 to P57 segment output P10 to P17 port output	Specify as SEG = 4	-103 : SEG 24 pins	-103 : SEG 24 pins	
9	SEG = 3: P40 to P47 segment output P50 to P53 segment output P54 to P57 port output P10 to P17 port output	Specify as SEG = 3	-104 : SEG 20 pins	-104 : SEG 20 pins	
	SEG = 2: P40 to P47 segment output P50 to P57 port output P10 to P17 port output	Specify as SEG = 2	-105 : SEG 16 pins	-105 : SEG 16 pins	
	SEG = 1: P40 to P43 segment output P44 to P47 port output P50 to P57 port output P10 to P17 port output	Specify as SEG = 1	-106 : SEG 12 pins	-106 : SEG 12 pins	
	SEG = 0: P40 to P47 port output P50 to P57 port output P10 to P17 port output	Specify as SEG = 0	-107 : SEG 8 pins	-107 : SEG 8 pins	


■ ORDERING INFORMATION


Part number	Package	Remarks
MB89183LPF MB89185LPF MB89P185PF-101 MB89P185PF-102 MB89P185PF-103 MB89P185PF-104 MB89P185PF-105 MB89P185PF-106 MB89P185PF-107	64-pin Plastic QFP (FPT-64P-M06)	
MB89183LPFM MB89185LPFM MB89P185PFM-101 MB89P185PFM-102 MB89P185PFM-103 MB89P185PFM-104 MB89P185PFM-105 MB89P185PFM-106 MB89P185PFM-107	64-pin Plastic QFP (FPT-64P-M09)	
MB89183LPFV MB89185LPFV	64-pin Plastic SQFP (FPT-64P-M03)	
MB89PV180CF-101 MB89PV180CF-102 MB89PV180CF-103 MB89PV180CF-104 MB89PV180CF-105 MB89PV180CF-106 MB89PV180CF-107	64-pin Ceramic MQFP (MQP-64C-P01)	

■ PACKAGE DIMENSIONS









FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0302