

Y Dual Low Noise, Precision, JFET Input Op Amps

FEATURES

■ 100% Tested Low Voltage Noise	6nV/√Hz Max
S8 Package Standard Pinout	
■ Voltage Gain	1.2 Million Min
Offset Voltage	1.5mV Max
Offset Voltage Drift	15μV/°C Max
Input Bias Current, Warmed Up	450pA Max
Gain-Bandwidth Product	6.3MHz Tvp

Guaranteed Specifications with ±5V Supplies

Guaranteed Matching Specifications

APPLICATIONS

- Photocurrent Amplifiers
- Hydrophone Amplifiers
- High Sensitivity Piezoelectric Accelerometers
- Low Voltage and Current Noise Instrumentation Amplifier Front Ends
- Two and Three Op Amp Instrumentation Amplifiers
- Active Filters

DESCRIPTION


The LT1113 achieves a new standard of excellence in noise performance for a dual JFET op amp. The $4.5 \text{nV}/\sqrt{\text{Hz}}$ 1kHz noise combined with low current noise and picoampere bias currents makes the LT1113 an ideal choice for amplifying low level signals from high impedance capacitive transducers.

The LT1113 is unconditionally stable for gains of 1 or more, even with load capacitances up to 1000pF. Other key features are 0.4mV V_{OS} , voltage gain of 4 million. Each individual amplifier is 100% tested for voltage noise, slew rate, and gain-bandwidth.


The design of the LT1113 has been optimized to achieve true precision performance with an industry standard pinout in the S8 package. A set of specifications are provided for $\pm 5V$ supplies and a full set of matching specifications are provided to facilitate their use in such matching dependent applications as instrumentation amplifier front ends.

TYPICAL APPLICATION

Low Noise Hydrophone Amplifier with DC Servo



1kHz Input Noise Voltage Distribution




1113 TA02

ABSOLUTE MAXIMUM RATINGS

Supply Voltage
−55°C to 105°C ±20V
105°C to 125°C ±16V
Differential Input Voltage ±40V
Input Voltage (Equal to Supply Voltage) ±20V
Output Short Circuit Duration 1 Minute

(perating Temperature Range	
	LT1113AM/LT1113M	-55°C to 125°C
	LT1113AC/LT1113C	40°C to 85°C
S	torage Temperature Range	-65°C to 150°C
L	ead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S=\pm 15 V,\, V_{CM}=0 V,\, T_A=25^{\circ}C,\, unless$ otherwise noted.

			L.	Γ1113AM/ <i>Α</i>	AC .	L			
SYMBOL	PARAMETER	CONDITIONS (Note 1)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	V _S = ±5V		0.40 0.45	1.5 1.7		0.50 0.55	1.8 2.0	mV mV
I _{0S}	Input Offset Current	Warmed Up (Note 2)		30	100		35	150	pA
I _B	Input Bias Current	Warmed Up (Note 2)		300	450		320	480	pA
en	Input Noise Voltage	0.1Hz to 10Hz		2.4			2.4		μV _{P-P}
	Input Noise Voltage Density	f ₀ = 10Hz f ₀ = 1000Hz		17 4.5	6.0		17 4.5	6.0	nV/√Hz nV/√Hz
i _n	Input Noise Current Density	f ₀ = 10Hz, f ₀ = 1000Hz (Note 3)		10			10		fA/√Hz
R _{IN}	Input Resistance Differential Mode Common Mode	V _{CM} = -10V to 8V V _{CM} = 8V to 11V		10 ¹¹ 10 ¹¹ 10 ¹⁰			10 ¹¹ 10 ¹¹ 10 ¹⁰		Ω Ω Ω
C _{IN}	Input Capacitance	V _S = ±5V		14 27			14 27		pF pF
V _{CM}	Input Voltage Range (Note 4)		13.0 -10.5	13.5 -11.0		13.0 -10.5	13.5 -11.0		V
CMRR	Common-Mode Rejection Ratio	V _{CM} = -10V to 13V	85	98		82	95		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 20 V$	86	100		83	98		dB
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 1k$	1200 600	4800 4000		1000 500	4500 3000		V/mV V/mV

ELECTRICAL CHARACTERISTICS

 V_S = $\pm 15 V,~V_{CM}$ = 0V, T_A = 25°C, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT MIN	1113AM/ TYP	AC MAX	MIN	UNITS		
V _{OUT}	Output Voltage Swing	R _L = 10k R _L = 1k	±13.5 ±12.0	±13.8 ±13.0		±13.0 ±11.5	±13.8 ±13.0		V
SR	Slew Rate	$R_L \ge 2k \text{ (Note 6)}$	2.5	4.2		2.5	4.2		V/µs
GBW	Gain-Bandwidth Product	f ₀ = 100kHz	4.5	6.3		4.5	6.3		MHz
	Channel Separation	$f_0 = 10$ Hz, $V_0 = \pm 10$ V, $R_L = 1$ k		130			126		dB
I _S	Supply Current per Amplifier	V _S = ±5V		5.3 5.3	6.25 6.20		5.3 5.3	6.50 6.45	mA mA
ΔV_{0S}	Offset Voltage Match			0.8	2.5		0.8	3.3	mV
Δl_B^+	Noninverting Bias Current Match	Warmed Up (Note 2)		10	80		10	120	pA
ΔCMRR	Common-Mode Rejection Match	(Note 8)	81	94		78	94		dB
ΔPSRR	Power Supply Rejection Match	(Note 8)	82	95		80	95		dB

V_S = $\pm 15 V,~V_{CM}$ = 0V, $0^{\circ}C \leq T_A \leq 70^{\circ}C,~unless~otherwise~noted. (Note 9)$

					LT1113A	C		LT11130	;	
SYMBOL	PARAMETER	CONDITIONS (Note 1)		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_S = \pm 5V$	•		0.6 0.7	2.1 2.3		0.7 0.8	2.5 2.7	mV mV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 5)	•		7	15		8	20	μV/°C
I _{OS}	Input Offset Current		•		50	350		55	450	pA
I _B	Input Bias Current		•		600	1200		700	1600	pA
V _{CM}	Input Voltage Range		•	12.9 -10.0	13.4 -10.8		12.9 -10.0	13.4 -10.8		V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = -10V \text{ to } 12.9V$	•	81	97		79	94		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 20 V$	•	83	99		81	97		dB
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 1k$	•	900 500	3600 2600		800 400	3400 2400		V/mV V/mV
V _{OUT}	Output Voltage Swing	R _L = 10k R _L = 1k	•	±13.2 ±11.7	±13.5 ±12.7		±12.7 ±11.3	±13.5 ±12.7		V
SR	Slew Rate	R _L ≥ 2k (Note 6)	•	2.3	4.0		1.9	4.0		V/µs
GBW	Gain-Bandwidth Product	f ₀ = 100kHz	•	3.6	5.1		3.6	5.1		MHz
Is	Supply Current per Amplifier	V _S = ±5V	•		5.3 5.3	6.35 6.30		5.3 5.3	6.55 6.50	mA mA
ΔV_{0S}	Offset Voltage Match		•		0.9	3.5		0.9	4.5	mV
Δl_B^+	Noninverting Bias Current Match		•		30	300		35	400	pA
ΔCMRR	Common-Mode Rejection Match	(Note 8)	•	76	93		74	93		dB
ΔPSRR	Power Supply Rejection Match	(Note 8)	•	79	93		77	93		dB



ELECTRICAL CHARACTERISTICS

 $V_S=\pm 15 V,~V_{CM}=0 V,~-40^{\circ}C \leq T_A \leq 85^{\circ}C,~unless~otherwise~noted.~$ (Note 7)

SYMBOL	PARAMETER	ARAMETER CONDITIONS (Note 1)		LT1113AC Min typ max			MIN	UNITS		
$\overline{V_{0S}}$	Input Offset Voltage	V _S = ±5V	•		0.7 0.8	2.4 2.6		0.8 0.9	2.8 3.0	mV mV
$\Delta V_{OS} \over \Delta Temp$	Average Input Offset Voltage Drift		•		7	15		8	20	μV/°C
I _{0S}	Input Offset Current		•		80	700		90	1000	pA
I _B	Input Bias Current		•		1750	3000		1800	5000	pA
V _{CM}	Input Voltage Range		•	12.6 -10.0	13.0 -10.5		12.6 -10.0	13.0 -10.5		V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = -10V \text{ to } 12.6V$	•	80	96		78	93		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 20 V$	•	81	98		79	96		dB
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 1k$	•	850 400	3300 2200		750 300	3000 2000		V/mV V/mV
V _{OUT}	Output Voltage Swing	R _L = 10k R _L = 1k	•	±13.0 ±11.5	±12.5 ±12.0		±12.5 ±11.0	±12.5 ±12.0		V
SR	Slew Rate	$R_L \ge 2k$	•	2.2	3.8		1.8	3.8		V/µs
GBW	Gain-Bandwidth Product	f ₀ = 100kHz	•	3.3	4.8		3.3	4.8		MHz
Is	Supply Current per Amplifier	V _S = ±5V	•		5.30 5.25	6.35 6.30		5.30 5.25	6.55 6.50	mA mA
ΔV_{0S}	Offset Voltage Match		•		1.0	4.4		1.0	5.1	mV
Δl_B^+	Noninverting Bias Current Match		•		50	600		55	900	pA
ΔCMRR	Common-Mode Rejection Match	(Note 8)	•	76	93		73	93		dB
ΔPSRR	Power Supply Rejection Match	(Note 8)	•	77	92		75	92		dB

$V_S=\pm 15V,~V_{CM}=0V,~-55^{\circ}C \leq T_A \leq 125^{\circ}C,~unless~otherwise~noted.~$ (Note 9)

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1113AM MIN TYP MAX			MIN	UNITS			
V _{OS}	Input Offset Voltage	$V_S = \pm 5V$	•		0.8	2.7		0.9 0.9	3.3 3.4	mV mV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 5)	•		5	12		8	15	μV/°C
I _{OS}	Input Offset Current		•		0.8	15		1.0	25	nA
I _B	Input Bias Current		•		25	50		27	70	nA
V _{CM}	Input Voltage Range		•	12.6 -10.0	13.0 -10.4		12.6 -10.0	13.0 -10.4		V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = -10V \text{ to } 12.6V$	•	79	95		77	92		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 20 V$	•	80	97		78	95		dB

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $V_{CM} = 0V$, $-55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise noted. (Note 9)

SYMBOL	PARAMETER	CONDITIONS (Note 1)		MIN	T1113AI TYP	M MAX	MIN	LT1113N TYP	I MAX	UNITS
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 1k$	•	800 400	2700 1500		700 300	2500 1000		V/mV V/mV
V _{OUT}	Output Voltage Swing	R _L = 10k R _L = 1k	•	±13.0 ±11.5	±12.5 ±12.0		±12.5 ±11.0	±12.5 ±12.0		V
SR	Slew Rate	R _L ≥ 2k (Note 6)	•	2.1	3.6		1.8	3.6		
GBW	Gain-Bandwidth Product	f ₀ = 100kHz	•	2.5	3.8		2.5	3.8		MHz
I _S	Supply Current Per Amplifier	V _S = ±5V	•		5.30 5.25	6.35 6.30		5.30 5.25	6.55 6.50	mA mA
ΔV_{0S}	Offset Voltage Match		•		1.0	5.0		1.0	5.5	mV
Δl_B^+	Noninverting Bias Current Match		•		1.8	12		2.0	20	nA
ΔCMRR	Common-Mode Rejection Match	(Note 8)	•	75	92		73	92		dB
ΔPSRR	Power Supply Rejection Match	(Note 8)	•	76	91		74	91		dB

The ● denotes specifications which apply over the full operating temperature range.

Note 1: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers, i.e., out of 100 LT1113s (200 op amps) typically 120 op amps will be better than the indicated specification.

Note 2: Warmed-up I_B and I_{OS} readings are extrapolated to a chip temperature of 50°C from 25°C measurements and 50°C characterization data.

Note 3: Current noise is calculated from the formula:

$$i_n = (2qI_B)^{1/2}$$

where $q = 1.6 \times 10^{-19}$ coulomb. The noise of source resistors up to 200M swamps the contribution of current noise.

Note 4: Input voltage range functionality is assured by testing offset voltage at the input voltage range limits to a maximum of 2.3mV (A grade), to 2.8mV (C grade).

Note 5: This parameter is not 100% tested.

Note 6: Slew rate is measured in $A_V = -1$; input signal is $\pm 7.5V$, output measured at $\pm 2.5V$.

Note 7: The LT1113 is not tested and not quality assurance sampled at 85° C and at -40° C. These specifications are guaranteed by design, correlation and/or inference from -55° C, 0° C, 25° C, 70° C and/or 125° C tests.

Note 8: \triangle CMRR and \triangle PSRR are defined as follows:


- (1) CMRR and PSRR are measured in $\mu\text{V/V}$ on the individual amplifiers.
- (2) The difference is calculated between the matching sides in $\mu V/V$.
- (3) The result is converted to dB.

Note 9: The LT1113 is measured in an automated tester in less than one second after application of power. Depending on the package used, power dissipation, heat sinking, and air flow conditions, the fully warmed-up chip temperature can be 10°C to 50°C higher than the ambient temperature.




TYPICAL PERFORMANCE CHARACTERISTICS







1kHz Output Voltage Noise Density vs Source Resistance




Voltage Noise vs Frequency




Voltage Noise vs Chip Temperature




Input Bias and Offset Currents vs Chip Temperature




Input Bias and Offset Currents Over the Common-Mode Range




Common-Mode Limit vs Temperature



Common-Mode Rejection Ratio vs Frequency





Power Supply Rejection Ratio vs Frequency







TYPICAL PERFORMANCE CHARACTERISTICS








Small-Signal Transient Response







Large-Signal Transient Response




1113 G14




Output Voltage Swing vs Load Current








Slew Rate and Gain-Bandwidth






TYPICAL PERFORMANCE CHARACTERISTICS


Distribution of Offset Voltage Drift with Temperature (J8)




Distribution of Offset Voltage Drift with Temperature (N8, S8)




Warm-Up Drift




THD and Noise vs Frequency for Noninverting Gain




THD and Noise vs Frequency for Inverting Gain




Channel Separation vs Frequency




THD and Noise vs Output Amplitude for Noninverting Gain



THD and Noise vs Output Amplitude for Inverting Gain



CCIF IMD Test (Equal Amplitude Tones at 13kHz, 14kHz)*



^{*} See LT1115 data sheet for definition of CCIF testing.

The LT1113 dual in the plastic and ceramic DIP packages are pin compatible to and directly replace such JFET op amps as the OPA2111 and OPA2604 with improved noise performance. Being the lowest noise dual JFET op amp available to date, the LT1113 can replace many bipolar op amps that are used in amplifying low level signals from high impedance transducers. The best bipolar op amps will eventually loose out to the LT1113 when transducer impedance increases due to higher current noise. The low voltage noise of the LT1113 allows it to surpass every dual and most single JFET op amps available. For the best performance versus area available anywhere, the LT1113 is offered in the narrow S8 surface mount package with standard pinout and no degradation in performance.

The low voltage and current noise offered by the LT1113 makes it useful in a wide range of applications, especially where high impedance, capacitive transducers are used such as hydrophones, precision accelerometers, and photo diodes. The total output noise in such a system is the gain times the RMS sum of the op amp input referred voltage noise, the thermal noise of the transducer, and the op amp bias current noise times the transducer impedance. Figure 1 shows total input voltage noise versus source resistance. In a low source resistance (<5k) application the op amp voltage noise will dominate the total noise.

This means the LT1113 will beat out any dual JFET op amp. only the lowest noise bipolar op amps have the edge (at low source resistances). As the source resistance increases from 5k to 50k, the LT1113 will match the best bipolar op amps for noise performance, since the thermal noise of the transducer (4kTR) begins to dominate the total noise. A further increase in source resistance, above 50k, is where the op amp's current noise component (2gl_R) R_{TRANS}) will eventually dominate the total noise. At these high source resistances, the LT1113 will out perform the lowest noise bipolar op amp due to the inherently low current noise of FET input op amps. Clearly, the LT1113 will extend the range of high impedance transducers that can be used for high signal to noise ratios. This makes the LT1113 the best choice for high impedance, capacitive transducers.

The high input impedance JFET front end makes the LT1113 suitable in applications where very high charge sensitivity is required. Figure 2 illustrates the LT1113 in its inverting and noninverting modes of operation. A charge amplifier is shown in the inverting mode example; here the gain depends on the principal of charge conservation at the input of the LT1113. The charge across the transducer capacitance, C_S , is transferred to the feedback capacitor C_F , resulting in a change in voltage, dV, equal to dQ/ C_F .




Figure 1. Comparison of LT1113 and LT1124 Total Output 1kHz Voltage Noise Versus Source Resistance






Figure 2. Noninverting and Inverting Gain Configurations

The gain therefore is $1 + C_F/C_S$. For unity gain, the C_F should equal the transducer capacitance plus the input capacitance of the LT1113 and R_F should equal R_S. In the noninverting mode example, the transducer current is converted to a change in voltage by the transducer capacitance; this voltage is then buffered by the LT1113 with a gain of 1 + R1/R2. A DC path is provided by R_S , which is either the transducer impedance or an external resistor. Since R_S is usually several orders of magnitude greater than the parallel combination of R1 and R2, R_B is added to balance the DC offset caused by the noninverting input bias current and R_S. The input bias currents, although small at room temperature, can create significant errors over increasing temperature, especially with transducer resistances of up to $100M\Omega$ or more. The optimum value for R_S is determined by equating the thermal noise (4kTR_S) to the current noise times R_S, (2ql_B) R_S, resulting in $R_B = 2V_T/I_B$. A parallel capacitor, C_B , is used to cancel the phase shift caused by the op amp input capacitance and R_R .

Reduced Power Supply Operation

The LT1113 can be operated from $\pm 5V$ supplies for lower power dissipation resulting in lower I_B and noise at the

expense of reduced dynamic range. To illustrate this benefit, let's take the following example:

An LT1113CS8 operates at an ambient temperature of 25°C with ±15V supplies, dissipating 318mW of power (typical supply current = 10.6mA for the dual). The S8 package has a θ_{JA} of 190°C/W, which results in a die temperature increase of 60.4°C or a room temperature die operating temperature of 85.4°C. At ±5V supplies, the die temperature increases by only one third of the previous amount or 20.1°C resulting in a typical die operating temperature of only 45.1°C. A 40 degree reduction of die temperature is achieved at the expense of a 20V reduction in dynamic range. If no DC correction resistor is used at the input, the input referred offset will be the input bias current at the operating die temperature times the transducer resistance (refer to Input Bias and Offset Currents vs Chip Temperature graph in Typical Performance Characteristics section). A 100mV input V_{OS} is the result of a 1nA $I_{\rm R}({\rm at~85^{\circ}C})$ dropped across a 100M Ω transducer resistance; at ±5V supplies, the input offset is only 28mV (I_B at 45°C is 280pA). Careful selection of a DC correction resistor (R_B) will reduce the IR errors due to I_B by an order of magnitude. A further reduction of IR errors can be




Figure 3. Voltage Follower with Input Exceeding the Common-Mode Range ($V_S = \pm 5V$)

achieved by using a DC servo circuit shown in the applications section of this data sheet. The DC servo has the advantage of reducing a wide range of IR errors to the millivolt level over a wide temperature variation. The preservation of dynamic range is especially important when reduced supplies are used, since input bias currents can exceed the nanoamp level for die temperatures over 85°C.

To take full advantage of a wide input common-mode range, the LT1113 was designed to eliminate phase reversal. Referring to the photographs shown in Figure 3, the LT1113 is shown operating in the follower mode ($A_V = +1$) at $\pm 5V$ supplies with the input swinging $\pm 5.2V$. The output of the LT1113 clips cleanly and recovers with no phase reversal, unlike the competition as shown by the last photograph. This has the benefit of preventing lock-up in servo systems and minimizing distortion components. The effect of input and output overdrive on one amplifier has no effect on the other, as each amplifier is biased independently.

Advantages of Matched Dual Op Amps

In many applications the performance of a system depends on the matching between two operational amplifiers rather than the individual characteristics of the two op amps. Two or three op amp instrumentation amplifiers, tracking voltage references and low drift active filters are some of the circuits requiring matching between two op amps.

The well-known triple op amp configuration in Figure 4 illustrates these concepts. Output offset is a function of the difference between the two halves of the LT1113. This error cancellation principle holds for a considerable number of input referred parameters in addition to offset voltage and bias current. Input bias current will be the average of the two noninverting input currents (I_B+). The difference between these two currents (ΔI_B+) is the offset current of the instrumentation amplifier. Common-mode and power supply rejections will be dependent only on the match between the two amplifiers (assuming perfect resistor matching).






Figure 4. Three Op Amp Instrumentation Amplifier

The concepts of common-mode and power supply rejection ratio match (Δ CMRR and Δ PSRR) are best demonstrated with a numerical example:

Assume CMRR_A = $+50\mu$ V/V or 86dB, and CMRR_B = $+39\mu$ V/V or 88dB, then Δ CMRR = 11μ V/V or 99dB;

if $CMRR_B = -39\mu V/V$ which is still 88dB,

then Δ CMRR = 89 μ V/V or 81dB

Clearly the LT1113, by specifying and guaranteeing all of these matching parameters, can significantly improve the performance of matching-dependent circuits. Typical performance of the instrumentation amplifier:

Input offset voltage = 0.8mV

Input bias current = 320pA

Input offset current = 10pA

Input resistance = $10^{11}\Omega$

Input noise = $3.4\mu V_{P-P}$

High Speed Operation

The low noise performance of the LT1113 was achieved by making the input JFET differential pair large to maximize the first stage gain. Increasing the JFET geometry also increases the parasitic gate capacitance, which if left unchecked, can result in increased overshoot and ringing. When the feedback around the op amp is resistive (R_F), a pole will be created with R_F, the source resistance and capacitance (R_S,C_S), and the amplifier input capacitance (C_{IN} = 27pF). In closed loop gain configurations and with R_S and R_F in the kilohm range (Figure 5), this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With R_S(C_S + C_{IN}) = R_FC_F, the effect of the feedback pole is completely removed.






Figure 5.

TYPICAL APPLICATIONS

Accelerometer Amplifier with DC Servo




Paralleling Amplifiers to Reduce Voltage Noise






TYPICAL APPLICATIONS

Low Noise Light Sensor with DC Servo




10Hz Fourth Order Chebyshev Lowpass Filter (0.01dB Ripple)




TYPICAL APPLICATIONS

Light Balance Detection Circuit




Unity Gain Buffer with Extended Load Capacitance Drive Capability





PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

J8 Package 8-Lead Ceramic DIP



0.025 0.220 - 0.310 (0.635)(5.588 - 7.874)RAD TYP 2 3 1 CORNER LEADS OPTION (4 PLCS) 0.023 - 0.045(0.584 – 1.143) HALF LEAD OPTION 0.045 - 0.068

J8 0293

0.405

(10.287)

MAX

7 6

8

(1.143 – 1.727) FULL LEAD


OPTION


0.005


(0.127) MIN

NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP OR TIN PLATE LEADS.

N8 Package 8-Lead Plastic DIP







S8 Package 8-Lead Plastic SOIC

