

## ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL 2 Frequency Synthesizer

#### GENERAL DESCRIPTION



The ICS8480041 is a 4 output SSTL\_2 Synthesizer optimized to generate Fibre Channel reference clock frequencies and is a member of the HiPerClocks<sup>™</sup> family of high performance clock solutions from ICS. Using

a 26.5625MHz 18pF parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F\_SEL[1:0]): 212.5MHz, 187.5MHz, 159.375MHz, 156.25MHz, 106.25MHz and 53.125MHz. The ICS848004I uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Fibre Channel jitter requirements. The ICS8480041 is packaged in a small 24-pin TSSOP package.

#### **F**EATURES

- Four SSTL\_2 differential clock output pairs
- · Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following output frequencies: 212.5MHz, 187.5MHz, 159.375MHz, 156.25MHz, 106.25MHz, 53.125MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.80ps (typical)
- SSTL operating voltage supply ranges:  $V_{DD} = 3.0 \text{V to } 3.6 \text{V}, V_{DDO} = 3.0 \text{V to } 3.6 \text{V}$  $V_{DD}^{DD} = 2.3V \text{ to } 3.6V, V_{DDO}^{DDO} = 2.3V \text{ to } 2.7V$   $V_{DD}^{DD} = 2.3V \text{ to } 3.6V, V_{DDO}^{DDO} = 1.7V \text{ to } 1.9V$
- -40°C to 85°C ambient operating temperature

#### FREQUENCY SELECT FUNCTION TABLE

BLOCK DIAGRAM

Pulldown

		In	puts			Output
Input Frequency (MHz)	F_SEL1	F_SEL0	M Divider Value	N Divider Value	M/N Divider Value	Frequency (MHz)
26.5625	0	0	24	3	8	212.5
26.5625	0	1	24	4	6	159.375
26.5625	1	0	24	6	4	106.25
26.5625	1	1	24	12	2	53.125
26.04166	0	1	24	4	6	156.25
23.4375	0	0	24	3	8	187.5

#### PIN ASSIGNMENT

nQ1	1 2 3 4 5 6 7	24 23 22 21 20 19	☐ nQ2 ☐ Q2 ☐ Vbbo ☐ Q3 ☐ nQ3 ☐ GND
nc	8	17	nXTAL_SEL TEST_CLK GND XTAL_IN XTAL_OUT
VDDA	9	16	
F_SELO	10	15	
VDD	11	14	
F_SEL1	12	13	


## ICS848004I

24-Lead TSSOP

4.40mm x 7.8mm x 0.92mm package body G Package

Top View

Ω2



nXTAL\_SEL M = 24 (fixed) Ω3 Pulldown

Reference)

The Advance Information presented herein represents a product currently in design or being considered for design. The noted characteristics are design targets. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

XTAL OUT



# ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL\_2 FREQUENCY SYNTHESIZER

#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 2	nQ1, Q1	Output		Differential output pair. SSTL_2 interface levels.
3, 22	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
4, 5	Q0, nQ0	Ouput		Differential output pair. SSTL_2 interface levels.
6	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7	nPLL_SEL	Input	Pulldown	Selects between the PLL and TEST_CLK as input to the dividers. When LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels.
8, 18	nc	Unused		No connect.
9	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
10, 12	F_SEL0, F_SEL1	Input	Pulldown	Frequency select pins. LVCMOS/LVTTL interface levels.
11	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
13, 14	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
15, 19	GND	Power		Power supply ground.
16	TEST_CLK	Input	Pulldown	LVCMOS/LVTTL clock input.
17	nXTAL_SEL	Input	Pulldown	Selects between crystal or TEST_CLK inputs as the the PLL Reference source. Selects XTAL inputs when LOW. Selects TEST_CLK when HIGH. LVCMOS/LVTTL interface levels.
20, 21	nQ3, Q3	Output		Differential output pair. SSTL_2 interface levels.
23, 24	Q2, nQ2	Output		Differential output pair. SSTL_2 interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



## ICS848004I

## FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-SSTL 2 FREQUENCY SYNTHESIZER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_O$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{_{JA}}~~58.3^{\circ}\text{C/W}$  (0 lfpm)

Storage Temperature,  $T_{\rm STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 10\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.0	3.3	3.6	V
V <sub>DDA</sub>	Analog Supply Voltage		3.0	3.3	3.6	V
V <sub>DDO</sub>	Output Supply Voltage		3.0	3.3	3.6	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDA</sub>	Analog Supply Current			TBD		mA
I <sub>DDO</sub>	Output Supply Current			TBD		mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 10\%$  or  $2.5V \pm 10\%$ ,  $V_{DDO} = 2.5V \pm 10\%$ , TA = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.3	3.0	3.6	V
V <sub>DDA</sub>	Analog Supply Voltage		2.3	3.0	3.6	V
V <sub>DDO</sub>	Output Supply Voltage		2.3	2.5	2.7	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDA</sub>	Analog Supply Current			TBD		mA
I <sub>DDO</sub>	Output Supply Current			TBD		mA

 $\textbf{TABLE 3C. Power Supply DC Characteristics, V}_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{V} \pm 10\% \text{ or } 2.5 \text{V} \pm 10\%, V_{\text{DDO}} = 1.8 \text{V} \pm 5\%, \text{ TA} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.3	3.0	3.6	V
$V_{DDA}$	Analog Supply Voltage		2.3	3.0	3.6	V
$V_{DDO}$	Output Supply Voltage		1.7	1.8	1.9	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDA</sub>	Analog Supply Current			TBD		mA
I <sub>DDO</sub>	Output Supply Current			TBD		mA

## Integrated Circuit Systems, Inc.

## ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL\_2 Frequency Synthesizer

#### TABLE 3D. LVCMOS / LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Long et Hinda Walta and		$V_{DD} = 3.3V$	2		$V_{DD} + 0.3$	V
V <sub>IH</sub>	Input High Vol	lage	$V_{DD} = 2.5V$	1.7		$V_{DD} + 0.3$	V
V	Input		$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Low Voltage		$V_{DD} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	TEST_CLK, MR, F_SEL0, F_SEL1, nPLL_SEL, nXTAL_SEL,	$V_{DD} = V_{IN} = 3.6 \text{ or } 2.7V$			150	μΑ
I <sub>IL</sub>	Input Low Current	TEST_CLK, MR, F_SEL0, F_SEL1, nPLL_SEL, nXTAL_SEL,	$V_{DD} = 3.6V \text{ or } 2.7V,$ $V_{IN} = 0V$	-150			μΑ

Table 3E. Differential DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 10\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Output Differential Voltage		0.7			V
V <sub>PP</sub>	Peak-to-Peak Input Voltage; NOTE 1		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1		0.5		V <sub>DDO</sub> - 0.85	V
V <sub>OH</sub>	Output High Voltage; NOTE 2			>2.1		V
V <sub>OL</sub>	Output Low Voltage; NOTE 2			<0.9		V

NOTE 1:  $V_{CMR}$ ,  $V_{PP}$  defined for driving TEST\_CLK input with differential levels other than SSTL\_2. NOTE 2: Outputs terminated with  $50\Omega$  to ground.

Table 3F. Differential DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 10\%$  or  $2.5V \pm 10\%$ ,  $V_{DDO} = 2.5V \pm 10\%$ , TA = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Output Differential Voltage		0.7			V
V <sub>PP</sub>	Peak-to-Peak Input Voltage; NOTE 1		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1		0.5		V <sub>DDO</sub> - 0.85	V
V <sub>OH</sub>	Output High Voltage; NOTE 2			>1.77		V
V <sub>OL</sub>	Output Low Voltage; NOTE 2			<0.73		V

NOTE 1:  $V_{CMR}$ ,  $V_{PP}$  defined for driving TEST\_CLK input with differential levels other than SSTL\_2. NOTE 2: Outputs terminated with  $50\Omega$  to ground.

Table 3G. Differential DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 10\%$  or  $2.5V \pm 10\%$ ,  $V_{DDO} = 1.8V \pm 5\%$ , TA = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Output Differential Voltage		0.7			V
V <sub>PP</sub>	Peak-to-Peak Input Voltage; NOTE 1		0.15		1.3	٧
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1		0.5		V <sub>DDO</sub> - 0.85	V
V <sub>OH</sub>	Output High Voltage; NOTE 2			>1.19		V
V <sub>OL</sub>	Output Low Voltage; NOTE 2			<0.615		V

NOTE 1: V<sub>CMB</sub>, V<sub>PP</sub> defined for driving TEST\_CLK input with differential levels other than SSTL\_2.

NOTE 2: Outputs terminated with  $50\Omega$  to ground.



# ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL\_2 FREQUENCY SYNTHESIZER

#### TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		23.33	26.5625	28.33	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	рF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 5. AC Characteristics, TA = -40°C TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>оит</sub>	Output Frequency	F_SEL[1:0] = 00	186.67		226.66	MHz
		F_SEL[1:0] = 01	140		170	MHz
		F_SEL[1:0] = 10	93.33		113.33	MHz
		F_SEL[1:0] = 11	46.67		56.66	MHz
tsk(o)	Output Skew; NOTE 1, 2			TBD		ps
tjit(∅)	RMS Phase Jitter (Random); NOTE 3	212.5MHz, (637kHz - 10MHz)		0.80		ps
		159.375MHz, (637kHz - 10MHz)		0.78		ps
		156.25MHz, (1.875MHz - 20MHz)		0.50		ps
		106.25MHz, (637kHz - 10MHz)		0.81		ps
		53.125MHz, (637kHz - 10MHz)		0.79		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		650		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.


Measured at  $V_{\rm DDO}/2$ . NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Please refer to the Phase Noise Plot.

## ICS848004I

FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-SSTL\_2 FREQUENCY SYNTHESIZER


## PARAMETER MEASUREMENT INFORMATION






#### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


#### 2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






#### **OUTPUT SKEW**

#### RMS PHASE JITTER





#### OUTPUT RISE/FALL TIME

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

## ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL 2 Frequency Synthesizer

### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS848004l provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $\rm V_{DD}, \rm V_{DDA},$  and  $\rm V_{DDO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\tiny DDA}$ .





FIGURE 1. POWER SUPPLY FILTERING

#### CRYSTAL INPUT INTERFACE

nant crystals. The capacitor values shown in Figure 2 below crystal and were chosen to minimize the ppm error.

The ICS848004I has been characterized with 18pF parallel resowere determined using a 26.5625MHz 18pF parallel resonant



## ICS848004I

FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-SSTL 2 FREQUENCY SYNTHESIZER

#### **SSTL INTERFACE**

Figures 3A to 3C show interface example of ICS848004I SOCKET/nSOCKET input driven by an SSTL driver. The input interfaces suggested here are examples only. Please consult

with the vendor of the driver component to confirm the driver termination requirements. The SSTL termination shown in these examples are also suitable for ICS48004I SSTL output drivers.




FIGURE 3A. TYPICAL SSTL INTERFACE FOR  $V_{DD}/2 = 1.25V$ Being Available




Figure 3B. SSTL Interface for  $V_{\text{DD}}/2 = 1.25V$ With No Available




FIGURE 3C. DIFFERENTIAL SSTL INTERFACE



## ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL\_2 FREQUENCY SYNTHESIZER

## **RELIABILITY INFORMATION**

Table 6.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 24 Lead TSSOP}$ 

 $\theta_{AA}$  by Velocity (Meters per Second)

2.5

Multi-Layer PCB, JEDEC Standard Test Boards

**0** 70°C/W **1** 65°C/W

62°C/W

#### **TRANSISTOR COUNT**

The transistor count for ICS848004I is: 2951

## ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL\_2 FREQUENCY SYNTHESIZER

#### PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STWBOL	Minimum	Maximum		
N	24			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	7.70	7.90		
Е	6.40 BASIC			
E1	4.30	4.50		
е	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



## ICS848004I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-SSTL\_2 FREQUENCY SYNTHESIZER

#### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS848004AGI	ICS848004AGI	24 Lead TSSOP	tube	-40°C to 85°C
ICS848004AGIT	ICS848004AGI	24 Lead TSSOP	2500 tape & reel	-40°C to 85°C

The aforementioned trademarks, HiPerClocks<sup>TM</sup> and FemtoClocks<sup>TM</sup> are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.