



Integrated
Circuit
Systems, Inc.

PRELIMINARY

ICS840001-34 FEMTOCLOCKS™ CRYSTAL-TO- LVCMOS/LVTTL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION

The ICS840001-34 is a two output LVCMOS/LVTTL Synthesizer and a member of the HiPerClocks™ family of high performance devices from ICS. One output is the LVCMOS/LVTTL main synthesized clock output (Q) and one output is a three-state LVCMOS/LVTTL reference clock (REF_CLK) output at the frequency of the crystal oscillator. The device can accept crystal from 15.3125MHz to 42.67MHz and can synthesize outputs from 81.67MHz to 213.33MHz. The ICS840001-34 has excellent <1ps phase jitter performance over the 637kHz – 10MHz integration range. The ICS840001-34 is packaged in a 3mm x 3mm 16-pin VFQFN, making it ideal for use on space constrained boards.


FEATURES

- (2) LVCMOS/LVTTL outputs, 20Ω typical output impedance
 - (1) Main clock output (Q)
 - (1) Three-state reference clock output (REF_CLK)
- Crystal oscillator interface can accept crystals from 15.3125MHz to 42.67MHz, 18pF parallel resonant crystal
- Output frequency range: 81.67MHz to 213.33MHz
- VCO range: 490MHz to 640MHz
- RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.38ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature


COMMON APPLICATION CONFIGURATION TABLE

Inputs				Output Frequency (MHz)	Application
Crystal	M Divider	VCO (MHz)	N Divider		
40	15	600	6	100	Serial Attached (SCSI), PCI Express™, Processor Clock
26.5625	24	637.5	6	106.25	Fibre Channel
40	15	600	4	150	Serial ATA (SATA), Processor Clock
26.5625	24	637.5	3	212.5	Fibre Channel 2
25	25	625	5	125	Ethernet
25	25	625	4	156.25	10 Gigabit Ethernet
22.5	25	562.5	3	187.5	12 Gigabit Ethernet
19.44	32	622.08	4	155.52	SONET

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS840001-34
16-Lead VFQFN
3mm x 3mm x 0.95 package body
K Package
Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1	OE	Input	Pullup	Output enable pin. When HIGH, REF_CLK output is enabled. When LOW, forces REF_CLK to HiZ state. LVCMOS/LVTTL interface levels.
2,3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
4, 5	M0, M1	Input	Pullup	M divider inputs. LVCMOS/LVTTL interface levels. See Table 3B.
6, 14, 15	nc	Unused		No connect.
7, 8	N0, N1	Input	Pullup	Determines output divider value as defined in Table 3C. LVCMOS/LVTTL interface levels.
9	V _{DD}	Power		Core supply pin.
10	GND	Power		Power supply ground.
11	V _{DDO}	Power		Output supply pin.
12	Q	Output		Single-ended clock output. LVCMOS/LVTTL interface levels. 20Ω typical output impedance.
13	REF_CLK	Output		Single-ended three-state reference clock output. LVCMOS/LVTTL interface levels. 20Ω typical output impedance.
16	V _{DDA}	Power		Analog supply pin.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance	V _{DD} , V _{DDA} , V _{DDO} = 3.465V		8		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{OUT}	Output Impedance			20		Ω

TABLE 3A. CONTROL FUNCTION TABLE

Control Inputs	Output
OE	REF_CLK
0	Hi-Z
1	Active

TABLE 3B. M DIVIDER FUNCTION TABLE

Control Inputs		Feedback Divider Ratio
M1	M0	
0	0	÷32
0	1	÷25
1	0	÷24
1	1	÷15 (default)

TABLE 3C. N DIVIDER FUNCTION TABLE

Control Inputs		Output Divider Ratio
N1	N0	
0	0	÷3
0	1	÷4
1	0	÷5
1	1	÷6 (default)



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_i	-0.5V to $V_{DD} + 0.5V$
Outputs, V_o	-0.5V to $V_{DD} + 0.5V$
Package Thermal Impedance, θ_{JA}	51.5°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I_{DD}	Power Supply Current			70		mA
I_{DDA}	Analog Supply Current			6		mA
I_{DDO}	Output Supply Current			27		mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current	OE, M1:0, N1:0 $V_{DD} = V_{IN} = 3.465V$			5	μA
I_{IL}	Input Low Current	OE, M1:0, N1:0 $V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
V_{OH}	Output High Voltage; NOTE 1		2.6			V
V_{OL}	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 Ω to $V_{DD}/2$. See Parameter Measurement Information Section, "3.3V Output Load Test Circuit".

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		15.3125		42.67	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW



Integrated
Circuit
Systems, Inc.

PRELIMINARY

ICS840001-34
FEMTOCLOCKS™ CRYSTAL-TO-
LVCMOS/LVTTL FREQUENCY SYNTHESIZER

TABLE 6. AC CHARACTERISTICS, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{OUT}	Output Frequency			100		MHz
				106.25		MHz
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random); NOTE 1	100MHz, Integration Range: 637kHz to 10MHz		0.54		ps
		106.25MHz, Integration Range: 637kHz to 10MHz		0.38		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%		470		ps
odc	Output Duty Cycle			50		%

All parameters are characterized @ 100MHz and 106.25MHz.


NOTE 1: Please refer to the Phase Noise Plot.




PARAMETER MEASUREMENT INFORMATION




3.3V OUTPUT LOAD AC TEST CIRCUIT



RMS PHASE JITTER



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME



APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840001-34 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10Ω resistor along with a $10\mu\text{F}$ and a $.01\mu\text{F}$ bypass capacitor should be connected to each V_{DDA} pin.




FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS840001-34 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF par-

allel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 2. CRYSTAL INPUT INTERFACE



Integrated
Circuit
Systems, Inc.

PRELIMINARY

ICS840001-34
FEMTOCLOCKS™ CRYSTAL-TO-
LVCMOS/LVTTL FREQUENCY SYNTHESIZER

RELIABILITY INFORMATION

TABLE 7. θ_{JA} vs. AIR FLOW TABLE FOR 16 LEAD VFQFN

θ_{JA} at 0 Air Flow (Linear Feet per Minute)	
Multi-Layer PCB, JEDEC Standard Test Boards	0 51.5°C/W

TRANSISTOR COUNT

The transistor count for ICS840001-34 is: 2805



PACKAGE OUTLINE - K SUFFIX FOR 16 LEAD VFQFN




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
SYMBOL	MINIMUM	MAXIMUM
N	16	
A	0.80	1.0
A1	0	0.05
A3	0.25 Reference	
b	0.18	0.30
e	0.50 BASIC	
N_D	4	
N_E	4	
D	3.0	
D2	0.25	1.25
E	3.0	
E2	0.25	1.25
L	0.30	0.50

Reference Document: JEDEC Publication 95, MO-220



Integrated
Circuit
Systems, Inc.

PRELIMINARY

ICS840001-34
FEMTOCLOCKS™ CRYSTAL-TO-
LVCMOS/LVTTL FREQUENCY SYNTHESIZER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840001AK-34	1A34	16 Lead VFQFN	tray	0°C to 70°C
ICS840001AK-34	1A34	16 Lead VFQFN	2500 tape & reel	0°C to 70°C

PCI Express™ is a trademark of PCI-SIG Corporation. All trademarks mentioned are the property of their respective owners. The aforementioned trademarks, HiPerClockS™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.