

# CY7C024/0241 CY7C025/0251

# 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int, Busy

## Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- 4K x 16 organization (CY7C024)
- 4K x 18 organization (CY7C0241)
- 8K x 16 organization (CY7C025)
- 8K x 18 organization (CY7C0251)
- 0.65-micron CMOS for optimum speed/power
- High-speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 150 mA (typ.)
- Fully asynchronous operation
- Automatic power-down
- Expandable data bus to 32/36 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking <u>bet</u>ween ports
- INT flag for port-to-port communication
- · Separate upper-byte and lower-byte control
- Pin select for Master or Slave
- Available in 84-pin PLCC and 100-pin TQFP
- Pin-compatible and functionally equivalent to IDT7024/IDT7025

## **Functional Description**

The CY7C024/0241 and CY7C025/0251 are low-power CMOS 4K x 16/18 and 8K x 16/18 dual-port static RAMs. Various arbitration schemes are included on the CY7C024/0241 and CY7C025/0251 to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C024/0241 and CY7C025/0251 can be utilized as standalone 16-/18-bit dual-port static RAMs or multiple devices can be combined in order to function as a 32-/36-bit or wider master/slave dual-port static RAM. An  $M/\overline{S}$  pin is provided for implementing 32-/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable ( $\overline{CE}$ ), Read or Write Enable ( $\overline{R/W}$ ), and Output Enable ( $\overline{OE}$ ). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt Flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select ( $\overline{CE}$ ) pin.

The CY7C024/0241 and CY7C025/0251 are available in 84-pin PLCCs (CY7C024 and CY7C025 only) and 100-pin Thin Quad Plastic Flatpack (TQFP).





- $\overline{BUSY}$  is an output in master mode and an input in slave mode.  $I/O_0-I/O_8$  on the CY7C0241/0251.  $I/O_9-I/O_{17}$  on the CY7C0241/0251.
- 1. 2. 3.



## **Pin Configurations**



#### Notes:

4. A<sub>12L</sub> on the CY7C025/0251.

5. A<sub>12R</sub> on the CY7C025/0251.



## Pin Configurations (continued)



#### **Pin Definitions**

Left Port	Right Port	Description
CEL	CER	Chip Enable
R/W	R/W <sub>R</sub>	Read/Write Enable
OEL	OER	Output Enable
A <sub>0L</sub> -A <sub>11/12L</sub>	A <sub>0R</sub> -A <sub>11/12R</sub>	Address
I/O <sub>0L</sub> -I/O <sub>15/17L</sub>	I/O <sub>0R</sub> -I/O <sub>15/17R</sub>	Data Bus Input/Output
SEML	SEM <sub>R</sub>	Semaphore Enable
UBL	UB <sub>R</sub>	Upper Byte Select
LBL	LBR	Lower Byte Select
INTL	INT <sub>R</sub>	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground



## **Selection Guide**

			7C024/0241-35 7C025/0251-35	
Maximum Access Time (ns)	15	25	35	55
Typical Operating Current (mA)	190	170	160	150
Typical Standby Current for I <sub>SB1</sub> (mA)	50	40	30	20

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential	–0.3V to +7.0V
DC Voltage Applied to Outputs	
in High Z State	–0.5V to +7.0V
DC Input Voltage <sup>[6]</sup>	–0.5V to +7.0V

Output Current into Outputs (LOW) ...... 20 mA

Latch-Up Current...... >200 mA

#### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$5V \pm 10\%$
Industrial	–40°C to +85°C	5V ± 10%

#### Electrical Characteristics Over the Operating Range

					24/024 25/025			24/024 25/025		
Parameter	Description	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA				0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2			2.2			V
V <sub>IL</sub>	Input LOW Voltage			-0.7		0.8	-0.7		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-10		+10	-10		+10	μA
I <sub>OZ</sub>	Output Leakage Current	Output Disabled, GND $\leq V_O \leq V_{CC}$		-10		+10	-10		+10	μΑ
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA,	Com'l		190	300		170	250	mA
		Outputs Disabled	Ind		200	320		170	290	
I <sub>SB1</sub>	Standby Current	$\overline{CE}_{L}$ and $\overline{CE}_{R} \ge V_{IH}$ ,	Com'l		50	70		40	60	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{L'J}$	Ind		50	70			75	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_{L} \text{ or } \overline{CE}_{R} \ge V_{IH},$ f = f <sub>MAX</sub> <sup>[7]</sup>	Com'l		120	180		100	150	mA
	(One Port TTL Level)	$f = f_{MAX}^{L'J}$	Ind		120	180		100	170	
I <sub>SB3</sub>	Standby Current	Both Ports $\overline{CE}$ and $\overline{CE}_R \ge$	Com'l		3	15		3	15	mA
	(Both Ports CMOS Levels)	$ V_{CC} - 0.2 \text{V}, \ V_{IN} \ge V_{CC} - 0.2 \text{V} \\ \text{or } V_{IN} \le 0.2 \text{V}, \ f = 0^{[7]} $	Ind		3	15		3	15	
I <sub>SB4</sub>	Standby Current	One Port CEL or	Com'l		110	160		90	130	mA
	(Both Ports CMOS Levels)	$ \begin{array}{l} CE_R \geq V_{CC} - 0.2V, \\ V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V, \\ \text{Active Port Outputs, } f = f_{MAX}^{[7]} \end{array} $	Ind		110	160		90	150	

Notes:

6. Pulse width < 20 ns. 7.  $f_{MAX} = 1/t_{RC} = All$  inputs cycling at f =  $1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby  $I_{SB3}$ .



Electrical Characteristics	Over the Operating Range (continued)
----------------------------	--------------------------------------

					24/024 25/025		7C0 7C0			
Parameter	Description	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA				0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2			2.2			V
V <sub>IL</sub>	Input LOW Voltage			-0.7		0.8	-0.7		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-10		+10	-10		+10	μΑ
I <sub>OZ</sub>	Output Leakage Current	Output Disabled, $GND \le V_0 \le$	V <sub>CC</sub>	-10		+10	-10		+10	μΑ
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA,	Com'l		160	230		150	230	mA
		Outputs Disabled	Ind		160	260		150	260	
I <sub>SB1</sub>	Standby Current	$\overline{CE}_{L}$ and $\overline{CE}_{R} \ge V_{IH}$ , f = f <sub>MAX</sub> <sup>[7]</sup>	Com'l		30	50		20	50	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{L'J}$	Ind		30	65		20	65	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_{L}$ or $\overline{CE}_{R} \ge V_{IH}$ ,	Com'l		85	135		75	135	mA
	(One Port TTL Level)	$f = \bar{f}_{MAX}^{[7]}$	Ind		85	150		75	150	
I <sub>SB3</sub>	Standby Current	Both Ports $\overline{CE}$ and $\overline{CE}_R \ge$	Com'l		3	15		3	15	mA
	(Both Ports CMOS Levels)	$V_{CC} - 0.2V, V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V, f = 0^{[7]}$	Ind		3	15		3	15	
I <sub>SB4</sub>	Standby Current	One Port CE <sub>L</sub> or	Com'l		80	120		70	120	mA
	(Both Ports CMOS Levels)	$\begin{array}{l} CE_R \geq V_{CC} - 0.2V, \\ V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V, \\ \text{Active Port Outputs, } f = f_{MAX}^{[7]} \end{array}$	Ind		80	135		70	135	

## Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF

#### **AC Test Loads and Waveforms**



Note:

8. Tested initially and after any design or process changes that may affect these parameters.



## Switching Characteristics Over the Operating Range<sup>[9]</sup>

			0241–15 0251–15	7C024/0241–25 7C025/0251–25		7C024/0241–35 7C025/0251–35				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	E									
t <sub>RC</sub>	Read Cycle Time	15		25		35		55		ns
t <sub>AA</sub>	Address to Data Valid		15		25		35		55	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		3		ns
t <sub>ACE</sub> <sup>[10]</sup>	CE LOW to Data Valid		15		25		35		55	ns
t <sub>DOF</sub>	OE LOW to Data Valid		10		13		20		25	ns
t <sub>LZOE</sub> [11, 12, 13]	OE Low to Low Z	3		3		3		3		ns
t <sub>HZOE</sub> <sup>[11, 12, 13]</sup>	OE HIGH to High Z		10		15		20		25	ns
t <sub>LZCE</sub> <sup>[11, 12, 13]</sup>	CE LOW to Low Z	3		3		3		3		ns
t <sub>HZCE</sub> <sup>[11, 12, 13]</sup>	CE HIGH to High Z		10		15		20		25	ns
t <sub>PU</sub> <sup>[13]</sup>	CE LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub> <sup>[13]</sup>	CE HIGH to Power-Down		15		25		25		55	ns
t <sub>ABE</sub> <sup>[10]</sup>	Byte Enable Access Time		15		25		35		55	ns
WRITE CYC	LE			•						
t <sub>WC</sub>	Write Cycle Time	15		25		35		55		ns
t <sub>SCE</sub> <sup>[10]</sup>	CE LOW to Write End	12		20		30		35		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		20		30		35		ns
t <sub>HA</sub>	Address Hold From Write End	0		0		0		0		ns
t <sub>SA</sub> <sup>[10]</sup>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	12		20		25		35		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		15		15		20		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		0		0		ns
t <sub>HZWE</sub> [12, 13]	R/W LOW to High Z		10		15		20		25	ns
t <sub>LZWE</sub> [12, 13]	R/W HIGH to Low Z	0		0		0		0		ns
t <sub>WDD</sub> <sup>[14]</sup>	Write Pulse to Data Delay		30		50		60		70	ns
t <sub>DDD</sub> <sup>[14]</sup>	Write Data Valid to Read Data Valid		25		35		35		45	ns

Notes:

Notes:
 9. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified lo/l<sub>OH</sub> and 30-pF load capacitance.
 10. To access RAM, CE=L, UB=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t<sub>SCE</sub> time.
 11. At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZOE</sub>.
 12. Test conditions used are Load 3.
 13. This parameter is guaranteed but not tested.
 14. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



## Switching Characteristics Over the Operating Range<sup>[9]</sup> (continued)

			0241–15 0251–15		0241–25 0251–25		)241–35 )251–35		0241–55 0251–55	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMIN	IG <sup>[15]</sup>									
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20		45	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		15		20		20		40	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20		40	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		15		20		20		35	ns
t <sub>PS</sub>	Port Set-Up for Priority	5		5		5		5		ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13		20		30		40		ns
t <sub>BDD</sub> <sup>[16]</sup>	BUSY HIGH to Data Valid		Note 16		Note 16		Note 16		Note 16	ns
INTERRUPT	TIMING <sup>[15]</sup>	I.					I.	I.		
t <sub>INS</sub>	INT Set Time		15		20		25		30	ns
t <sub>INR</sub>	INT Reset Time		15		20		25		30	ns
SEMAPHOR	RETIMING	•	•				•	•		
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		12		15		20		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		10		10		15		ns
t <sub>SPS</sub>	SEM Flag Contention Window	5		10		10		15		ns
t <sub>SAA</sub>	SEM Address Access Time		15		25		35		55	ns

Notes:

15. Test conditions used are Load 2.

16.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ - $t_{PWE}$  (actual) or  $t_{DDD}$ - $t_{SD}$  (actual).

#### **Data Retention Mode**

The CY7C024/0241 is designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

- 1. Chip enable ( $\overline{CE}$ ) must be held HIGH during data retention, within V<sub>CC</sub> to V<sub>CC</sub> 0.2V.
- 2.  $\overline{\text{CE}}$  must be kept between V\_{CC} 0.2V and 70% of V\_{CC} during the power-up and power-down transitions.
- 3. The RAM can begin operation  $>t_{RC}$  after V<sub>CC</sub> reaches the minimum operating voltage (4.5 volts).

#### Timing



Parameter	Test Conditions <sup>[17]</sup>	Max.	Unit	
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2V	1.5	mA	

Note:

17.  $\overline{CE} = V_{CC}$ ,  $V_{in} = GND$  to  $V_{CC}$ ,  $T_A = 25^{\circ}C$ . This parameter is guaranteed but not tested.



#### **Switching Waveforms**

Read Cycle No. 1 (Either Port Address Access)<sup>[18, 19, 20]</sup>



Read Cycle No. 2 (Either Port CE/OE Access)<sup>[18, 21, 22]</sup>



# Read Cycle No. 3 (Either Port)<sup>[18, 20, 21, 21, 22]</sup>



- 18.  $R/\overline{W}$  is HIGH for read cycles 19. Device is continuously selected  $\overline{CE} = V_{IL}$  and  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ . This waveform cannot be used for semaphore reads. 20.  $\overline{OE} = V_{IL}$ .
- 21. 22.
- Address valid prior to or coincident with  $\overline{CE}$  transition LOW. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .







Write Cycle No. 2: CE Controlled Timing<sup>[23, 24, 25, 31]</sup>



- Notes:
  23. R/W must be HIGH during all address transitions.
  24. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM and a LOW UB or LB.
  25. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
  26. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  27. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  28. To access lower byte, CE = V<sub>IL</sub>, UB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  29. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
  30. During this period, the I/O pins are in the output state, and input signals must not be applied.
  31. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



#### Semaphore Read After Write Timing, Either Side<sup>[32]</sup>



## Timing Diagram of Semaphore Contention<sup>[33, 34, 35]</sup>



- 32.  $\overline{CE} = HIGH$  for the duration of the above timing (both write and read cycle). 33.  $I/O_{OR} = I/O_{OL} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ . 34. Semaphores are reset (available to both ports) at cycle start. 35. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



## Timing Diagram of Read with BUSY (M/S=HIGH)<sup>[36]</sup>



Note:

36.  $\overline{CE}_{L} = \overline{CE}_{R} = LOW.$ 



# <u>Busy</u> Timing Diagram No.1 ( $\overline{CE}$ Arbitration)<sup>[37]</sup> CE<sub>L</sub>Valid First:



#### $\ensuremath{\mathsf{CE}_{\mathsf{R}}}$ Valid First:



#### Busy Timing Diagram No.2 (Address Arbitration)<sup>[37]</sup> Left Address Valid First





Note:

37. If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.





Notes:

38.  $t_{HA}$  depends on which enable pin ( $\overline{CE}_L$  or  $\underline{RM}_L$ ) is deasserted first.

39.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{CE}_L$  or  $R\overline{W}_L$ ) is asserted last.



## Architecture

The CY7C024/0241 and CY7C025/0251 consist of an array of 4K words of 16/18 bits each and 8K words of 16/18 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, RW). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the <u>same</u> location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, <u>the CY7C024/0241</u> and CY7C025/0251 can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The CY7C024/0241 and CY7C025/0251 have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## **Functional Description**

#### Write Operation

Data\_must be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee a valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{DDD}$  after the data is presented on the other port.

#### **Read Operation**

Wh<u>en</u> reading the device, the user must <u>assert</u> both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data will be available t<sub>ACE</sub> after  $\overline{CE}$  or t<sub>DOE</sub> after  $\overline{OE}$  is asserted. If the user of the CY7C024/0241 or CY7C025/0251 wishes to access a <u>sem</u>aphore flag, then the <u>SEM</u> pin must be asserted instead of the  $\overline{CE}$  pin, and  $\overline{OE}$  must also be asserted.

#### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CY7C024/0241, 1FFF for the CY7C025/0251) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C024/0241, 1FFE for the CY7C025/0251) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's <u>mailbox</u> without resetting the interrupt. The active state of the BUSY signal (to a port) prevents the po<u>rt from</u> setting the interrupt to the winning port. Also, an active BUSY to a port prevents that port from reading its own mailbox and thus resetting the interrupt to it.

If your application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

#### Busy

The CY7C024/0241 and CY7C025/0251 provide on-chip arbitration to resolve simultaneous memory location access (con-

tention). If both ports'  $\overline{CEs}$  are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but which one is not predictable. BUSY will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

#### Master/Slave

A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $t_{BLC}$  or  $t_{BLA}$ ). Otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

#### **Semaphore Operation**

The CY7C024/0241 and CY7C025/0251 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $\overline{SEM}$  pin functions as a chip select for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{OE}$  and  $\overline{RW}$  are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



#### Table 1. Non-Contending Read/Write

		In	puts			Ou	Itputs	
CE	R/W	OE	UB	LB	SEM	I/O <sub>0</sub> –I/O <sub>7</sub> <sup>[2]</sup>	I/O <sub>8</sub> -I/O <sub>15</sub> <sup>[3]</sup>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power-Down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power-Down
L	L	Х	L	Н	Н	High Z	Data In	Write to Upper Byte Only
L	L	Х	Н	L	Н	Data In	High Z	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	High Z	Data Out	Read Upper Byte Only
L	Н	L	Н	L	Н	Data Out	High Z	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н		Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

# Table 2. Interrupt Operation Example (assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = \text{HIGH})^{[40]}$

	Left Port				Right Port					
Function	R/₩ <sub>L</sub>		OE	A <sub>0L-11L</sub>		R/W <sub>R</sub>	CER	OER	A <sub>0R-11R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	(1)FFF	Х	Х	Х	Х	Х	L <sup>[42]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	(1)FFF	H <sup>[41]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[41]</sup>	L	L	Х	(1)FFE	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	(1)FFE	H <sup>[42]</sup>	Х	Х	Х	Х	Х

#### Table 3. Semaphore Operation Example

Function	I/O <sub>0</sub> –I/O <sub>15/17</sub> Left	I/O <sub>0</sub> –I/O <sub>15/17</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore.
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

Notes:

40.  $A_{0L=12L}$  and  $A_{0R=12R}$ , 1FFF/1FFE for the CY7C025. 41. If  $BUSY_R=L$ , then no change. 42. If  $BUSY_L=L$ , then no change.



## **Ordering Information**

## 4K x16 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range	
15	CY7C024-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial	
	CY7C024–15JC	J83	84-Lead Plastic Leaded Chip Carrier		
25	CY7C024-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial	
	CY7C024–25JC	J83	84-Lead Plastic Leaded Chip Carrier		
	CY7C024-25AI	A100	100-Pin Thin Quad Flat Pack	Industrial	
	CY7C024–25JI	J83	84-Lead Plastic Leaded Chip Carrier		
35	CY7C024-35AC	A100	100-Pin Thin Quad Flat Pack	Commercial	
	CY7C024-35JC	J83	84-Lead Plastic Leaded Chip Carrier		
	CY7C024-35AI	A100	100-Pin Thin Quad Flat Pack	Industrial	
	CY7C024-35JI	J83	84-Lead Plastic Leaded Chip Carrier		
55	CY7C024-55AC	A100	100-Pin Thin Quad Flat Pack	Commercial	
	CY7C024-55JC	J83	84-Lead Plastic Leaded Chip Carrier		
	CY7C024-55AI	A100	100-Pin Thin Quad Flat Pack	Industrial	
	CY7C024–55JI	J83	84-Lead Plastic Leaded Chip Carrier	]	

#### 8K x 16 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range	
15	15 CY7C025–15AC		100-Pin Thin Quad Flat Pack	Commercial	
	CY7C025-15JC	J83	84-Lead Plastic Leaded Chip Carrier		
	CY7C025-15AI	A100	100-Pin Thin Quad Flat Pack	Industrial	
25	25 CY7C025–25AC		100-Pin Thin Quad Flat Pack	Commercial	
	CY7C025-25JC	J83	84-Lead Plastic Leaded Chip Carrier		
	CY7C025-25AI	A100	100-Pin Thin Quad Flat Pack	Industrial	
	CY7C025-25JI	J83	84-Lead Plastic Leaded Chip Carrier		
35	CY7C025-35AC	A100	100-Pin Thin Quad Flat Pack	Commercial	
	CY7C025-35JC	J83	84-Lead Plastic Leaded Chip Carrier		
	CY7C025-35AI	A100	100-Pin Thin Quad Flat Pack	Industrial	
	CY7C025-35JI	J83	84-Lead Plastic Leaded Chip Carrier		
55	CY7C025-55AC	A100	100-Pin Thin Quad Flat Pack	Commercial	
	CY7C025-55JC	J83	84-Lead Plastic Leaded Chip Carrier		
	CY7C025-55AI	A100	100-Pin Thin Quad Flat Pack	Industrial	
	CY7C025-55JI	J83	84-Lead Plastic Leaded Chip Carrier		



#### 4K x 18 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C0241-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C0241-15AI	A100	100-Pin Thin Quad Flat Pack	Industrial
25	CY7C0241-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C0241-25AI	A100	100-Pin Thin Quad Flat Pack	Industrial
35	CY7C0241-35AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C0241-35AI	A100	100-Pin Thin Quad Flat Pack	Industrial
55	CY7C0241-55AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C0241-55AI	A100	100-Pin Thin Quad Flat Pack	Industrial

## Ordering Information (continued)

#### 8K x 18 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C0251-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C0251-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C0251-25AI	A100	100-Pin Thin Quad Flat Pack	Industrial
35	CY7C0251-35AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C0251-35AI	A100	100-Pin Thin Quad Flat Pack	Industrial
55	CY7C0251-55AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C0251-55AI	A100	100-Pin Thin Quad Flat Pack	Industrial

Document #: 38-00255-D



## Package Diagrams



#### 84-Lead Plastic Leaded Chip Carrier J83



© Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.

100-Pin Thin Plastic Quad Flat Pack (TQFP) A100