


TC9455F, TC9455N, TC9488F, TC9488N

DIGITAL ECHO IC FOR KARAOKE

The TC9455 series are digital echo ICs for karaoke. The ICs incorporate microphone amps and volume controllers, enabling a digital echo system to be configured on a single chip.



FEATURES

- Incorporates a two-channel microphone amp with auto level control (ALC), AD/DA converter, delay memory, and electronic volume controllers.
- Incorporates a 32-kHz sampling, 12-bit successive comparison AD/DA converter.
- Incorporates a delay memory (16-Kbit DRAM) which enables 128-ms (typ.) delay.
- Microphone and echo levels are controlled by built-in volume controllers. They are controlled either by DC voltage or controlled in serial by the MCU.
 TC9455F/N : Supports I²C bus interface
 TC9488F/N : Supports three-lead interface
- The system clock is generated by the CR oscillator circuit.
- The echo feedback amount is configured using analog circuits. The feedback level can be freely set.
- The IC comes in 30-pin flat package or 24-pin shrink DIP.



Weight
 SSOP30-P-375-1.00 : 1.08 g (Typ.)
 SDIP24-P-300-1.78 : 1.2 g (Typ.)


PIN CONNECTION




980910EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

BLOCK DIAGRAM



SYSTEM BLOCK DIAGRAM



980910EBA2'

- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

PIN DESCRIPTION

PIN NUMBER		SYMBOL	I/O	FUNCTION	REMARKS
TC9455N	TC9455F TC9488N				
1	1	V _{DD}	—	Digital supply voltage pin	
2	2	OSCC	I	Capacitor connecting pin for CR oscillator (C = 68 pF)	
3	3	OSCR	I	Resistor connecting pin for CR oscillator (R = 5.6 K Ω)	
4	5	VOL1 (\overline{CS})	I	When VOLST = "H" level, \overline{CS} signal input pin. When VOLST = "L" level, DC control pin for MIC1 volume.	
5	6	VOL2 (SCL)	I	When VOLST = "H" level, clock input pin. When VOLST = "L" level, DC control pin for MIC2 volume.	Open drain output
6	7	VOL3 (SDA)	I	When VOLST = "H" level, data input pin. When VOLST = "L" level, DC control pin for echo volume.	Open drain output
7	9	VRO	—	Reference voltage pin.	
8	10	VREF	—	Reference voltage pin (1/2 V _{DD}).	
9	11	VDA	—	Analog supply voltage pin.	
10	13	ALC1	I	Auto level control pin 1.	
11	14	MC1N	I	MIC1 feedback signal input pin.	
12	15	MC1P	I	MIC1 signal input pin.	
13	16	MC2P	I	MIC2 signal input pin.	
14	17	MC2N	I	MIC2 feedback signal input pin.	
15	18	ALC2	I	Auto level control pin 2.	
16	20	VSA	—	Analog ground pin.	
17	21	MCO	O	MIC addition signal output pin.	
18	22	PRIN	I	Pre-filter input pin.	
19	23	ADIN	I	Pre-filter output signal or DC input pin.	
20	25	DAOUT	O	Post-filter output pin.	
21	26	VOLST	I	Electronic volume control mode select pin. When VOLST = "H" level, serial control (I ² C bus/ three-lead). When VOLST = "L" level, DC level control.	
22	28	\overline{TEST}	I	Test pin. Fix to "H" level for normal use.	
23	29	POOUT	O	Microphone echo signal output pin.	
24	30	V _{SS}	—	Digital ground pin.	

(Note) : With the TC9455F and TC9488F, pins 4, 8, 12, 19, 24, and 27 are not connected (NC pins). NC pins are normally open.

OPERATION

1. Oscillator circuit

The TC9455F/N and TC9488F/N generate an internal system clock using the CR oscillator circuit. Connecting a capacitance (C) of 68 pF and a resistance (R) of 5.6 kΩ sets the oscillator frequency to approx. 4 MHz and the sampling frequency to 32 kHz. Varying the external capacitance enables the oscillator frequency and sampling frequency for the system clock to be adjusted. Varying the system clock enables the delay time to be adjusted. Figure 1 shows the CR oscillator circuit.

1.1 How to determine oscillator frequency (f)

$$\begin{aligned}
 f \text{ [MHz]} &= 1532 / (C \text{ [pF]} \times R \text{ [k}\Omega\text{]}) \\
 &= 1532 / (68 \times 5.6) \\
 &\approx 4.0 \text{ MHz (Note)}
 \end{aligned}$$

(Note) : The oscillator frequency is a typical value (Ta = 25°C).
Set the resistance to between 4.7 kΩ and 6.8 kΩ.




Figure 1 CR Oscillator Circuit

1.2 How to determine sampling frequency (fs)

$$\begin{aligned}
 f_s \text{ [kHz]} &= f / 128 \\
 &= 4.0 / 128 \\
 &\approx 32 \text{ kHz}
 \end{aligned}$$

2. Microphone amps

The IC incorporates microphone amps with auto level control (ALC). The microphone amp gain is typically 36 dB. When a signal from 0 to -46 dB is input, the ALC circuit can control the output signal level. Changing the external capacitor connected to the ALC circuit to a resistor sets the ALC circuit to off. Figure 2 shows the microphone amp circuit.

When C = 4.7 μF, the attack and release times are as follows:

- Attack time = Approx. 29 ms
- Release time = Approx. 1.6 s

Setting the capacitance (C) to a smaller value enables the attack and release times to be adjusted. When the ALC circuit is not used, change the capacitor (*1) to a resistor (approx. 10 kΩ), and connect to GND line.

At power on, while the capacitor is being charged, no sound is output. So, use a capacitance of 4.7 μF or less.




Figure 2 Microphone Amp with ALC

3. AD/DA converter and digital delay circuit

The AD/DA converter is a 12-bit successive comparison type. The sampling frequency when the system clock operates at 4 MHz is 32 kHz.

The analog signal input from the AD converter is converted to 12-bit digital data. The digital delay circuit compresses the 12-bit signal to 4-bit, writes it to delay RAM, then reads it. The 4-bit data read from delay RAM is de-compressed to 12-bit. The 12-bit data are converted to analog signals by the DA converter and output.

The area for delay RAM memory is 4096 words × 4 bits.

The echo delay time is 4096 words × (1 / 32 kHz) = 128 ms.

Figure 3 is a block diagram of the echo circuit.




Figure 3 Block Diagram of Echo Circuit

4. Electronic volume controllers


The IC incorporates microphone input 1 (MIC1) and microphone input 2 (MIC2) volume and echo volume controllers. The built-in volume controller operates in 16 steps. Using an external variable resistor, volume can be controlled by the DC level or from the MCU using serial data.

The TC9455F/N supports an I²C bus interface; the TC9488F/N, a three-lead interface.

4.1 Serial control timing

Figure 4 shows the serial control timing.

TC9455F/N I²C bus control timing (slave address: 34 h)



TC9488F/N three-lead control timing




Figure 4 Serial Control Timing

Table 1 lists bits used to set the volume.

Table 1 Volume Setting Bits

MODE	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
VOL1 setting	M3	M2	M1	M0	0	0	0	0
VOL2 setting	M3	M2	M1	M0	0	1	0	0
VOL3 setting	M3	M2	M1	M0	1	0	0	0
VOL1, 2, 3 setting	M3	M2	M1	M0	1	1	0	0

M3, M2, M1, M0 : Volume setting data

4.2 Setting of microphone and echo volumes

Table 2 lists the microphone setting values and attenuation; Table 3 lists the echo volume setting values and attenuation. The DC level settings are typical values.

Table 1 Microphone Volume (VOL1, VOL2) Attenuation

DC LEVEL SETTING (V)	SERIAL DATA SETTING				ATTENUATION (dB)
	M3	M2	M1	M0	
5.0	0	0	0	0	0
4.4	0	0	0	1	-2
4.2	0	0	1	0	-4
3.9	0	0	1	1	-6
3.7	0	1	0	0	-8
3.5	0	1	0	1	-10
3.2	0	1	1	0	-12
3.0	0	1	1	1	-14
2.7	1	0	0	0	-16
2.5	1	0	0	1	-18
2.3	1	0	1	0	-20
2.0	1	0	1	1	-22
1.8	1	1	0	0	-24
1.5	1	1	0	1	-26
1.3	1	1	1	0	-28
1.1	1	1	1	1	-∞
0.0					

Table 2 Echo Volume (VOL3) Attenuation

DC LEVEL SETTING (V)	SERIAL DATA SETTING				ATTENUATION (dB)
	M3	M2	M1	M0	
5.0	0	0	0	0	0
4.4	0	0	0	1	-1
4.2	0	0	1	0	-2
3.9	0	0	1	1	-3
3.7	0	1	0	0	-4
3.5	0	1	0	1	-5
3.2	0	1	1	0	-6
3.0	0	1	1	1	-7
2.7	1	0	0	0	-8
2.5	1	0	0	1	-9
2.3	1	0	1	0	-10
2.0	1	0	1	1	-11
1.8	1	1	0	0	-12
1.5	1	1	0	1	-13
1.3	1	1	1	0	-14
1.1	1	1	1	1	-∞
0.0					

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING		UNIT
Supply Voltage	V _{DD}	- 0.3~6.0		V
Input Voltage	V _{in}	- 0.3~V _{DD} + 0.3		V
Power Dissipation	P _D	TC9455 / 88F	200	mW
		TC9455 / 88N	300	mW
Operating Temperature	T _{opr}	- 25~85		°C
Storage Temperature	T _{stg}	- 55~150		°C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = 25°C, V_{DD} = 5.0 V)

DC characteristics

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Operating Supply Voltage		V _{DD}	—	Ta = - 25~85°C	4.5	5.0	5.5	V
Operating Supply Current		I _{DD}	—	Fmck = 4 MHz	—	20	30	mA
Operating Frequency		Fmck	—	fs = 32 kHz typ.	—	4.0	—	MHz
Power-on Reset Voltage		V _{por}	—		—	4.0	4.25	V
Input Voltage	"H" level	V _{IH}	—		V _{DD} × 0.8	—	V _{DD}	
	"L" level	V _{IL}	—		0	—	V _{DD} × 0.2	
Input Current	"H" level	I _{IH}	—		—	—	1.0	μA
	"L" level	I _{IL}	—		- 1.0	—	—	

Volume control (when VOLST = "L")

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Hysteresis Voltage		V _H	—		—	0.12	—	V
Input Step Width		V _{ST}	—		—	0.26	—	
Min Level Input Voltage		V _{Imin}	—		—	1.1	0.8	
Max Level Input Voltage		V _{Imax}	—		4.95	4.8	—	

AC characteristics
Microphone amps and volumes

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	
Microphone Amp Gain	MICG	—	Input 1-kHz sine wave, -50 dBV, MCO pin measured.	47.5	49.5	51.5	dBV	
MCO Output at ALC Operation	VM	—	Input 1-kHz sine wave, -25 dBV.	-0.8	1.7	3.2		
Maximum Input at No ALC Operation	VL	—	Input 1-kHz sine wave.	—	-47.5	—		
Maximum Input 1 at ALC Operation	VA1	—	Input 1-kHz sine wave. MCO output clip limit value at max volume	—	-4.0	—		
Maximum Input 2 at ALC Operation	VA2	—	Input 1-kHz sine wave. MCO output clip limit value at microphone amp output point	—	6.5	—		
POOUT Output Noise 1	NO1	—	VOL1~3 : Min	—	-90	-85		
POOUT Output Noise 2	NO2	—	VOL1 : Max, VOL2 : Min, VOL3 : Min	—	-63	-58		
POOUT Output Noise 3	NO3	—	VOL1 : Min, VOL2 : Max, VOL3 : Min	—	-64	-59		
POOUT Output Noise 4	NO4	—	VOL1 : Min, VOL2 : Min, VOL3 : Max	—	-65	-54		
POOUT Output Noise 5	NO5	—	VOL1 : Max, VOL2 : Max, VOL3 : Min	—	-60	-54		
POOUT Output Noise 6	NO6	—	VOL1 : Max, VOL2 : Min, VOL3 : Max	—	-62	-54		
POOUT Output Noise 7	NO7	—	VOL1 : Min, VOL2 : Max, VOL3 : Max	—	-62	-54		
POOUT Output Noise 8	NO8	—	VOL1~3 : Max	—	-59	-52		
Volume 1, 2 Attenuation	ATT1	—	Ratio with one level higher (excluding the minimum level)	—	-2.0	—	dB	
Volume 3 Attenuation	ATT2	—	Ratio with one level higher (excluding the minimum level)	—	-1.0	—		
Attack time	T _{ATK}	—	1 kHz Sine wave input, -20 dBV ~ -10 dBV	C = 47 μ F (*1)	—	120	—	ms
				C = 0.47 μ F (*1)	—	10	—	
Release time	T _{RLS}	—	1 kHz Sine wave input, -10 dBV ~ -20 dBV	C = 47 μ F (*1)	—	1.6	—	s
				C = 0.47 μ F (*1)	—	0.15	—	

(*1) : External capacitor of ALC pin


Microcontroller interface (when VOLST = "H")

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Interface Setup Time	tIFS	—	(*1)	0.25	—	—	μs
Shift Clock "L" Duration	tL	—		0.25	—	—	
Shift Clock "H" Duration	tH	—		0.25	—	—	
Data Setup Time	tDS	—		0.25	—	—	
Data Hold Time	tDH	—		0.25	—	—	
Interface Hold Time	tIFH	—	(*1)	1.0	—	—	
CS "H" Duration	tCSH	—	(*1)	0.25	—	—	


(*1) : With TC9488F and TC9488N

AC CHARACTERISTICS TEST POINTS

(1) TC9488F/N three-lead interface




(2) TC9455F/N I²C bus interface



Purchase of TOSHIBA I²C components conveys a license under the Phillips I²C Patent Right to use the components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Phillips.





- tIFS > 0.25 μs interface setup time
- tL > 0.25 μs shift clock L time
- tH > 0.25 μs shift clock H time
- tDS > 0.25 μs data setup time
- tDH > 0.25 μs data hold time
- tIFH > 1.0 μs interface hold time
- tCSH > 0.25 μs CS signal H duration

TC9455 / 88F AC TEST CIRCUIT



PACKAGE DIMENSIONS
SSOP30-P-375-1.00


Unit : mm



Weight : 1.08 g (Typ.)

PACKAGE DIMENSIONS
SDIP24-P-300-1.78

Unit : mm



Weight : 1.2 g (Typ.)