



PowerLinear™

General Description

The AAT3223 PowerLinear™ NanoPower Low Dropout Linear Regulator is ideal for portable applications where extended battery life is critical. This device features extremely low quiescent current which is typically 1.1µA. Dropout voltage is also very low, typically 190mV at 100mA. The AAT3223 has an Enable pin feature, which when pulled low will put the LDO regulator into a shutdown mode removing power from its load and offering extended power conservation capabilities for portable battery powered applications. The AAT3223 also has a Power OK (POK) feature. The POK function monitors the LDO output voltage and will alert the system if the output falls out of regulation.

The AAT3223 has output short circuit and over current protection. In addition, the device also has an over temperature protection circuit, which will shutdown the LDO regulator during extended over current event events.

The AAT3223 is available in a space saving 6-pin SOT23 or 8-pin SC70JW package. The device is rated over a -40°C to 85°C temperature range.

The AAT3223 is similar to the AAT3221 with the exception that it offers the additional Power OK function through the POK pin.


Features

- 1.1 μA Quiescent Current
- 250 mA Output Current
- Low Dropout: 190 mV (typical)
- High accuracy: ±2%
- Current limit protection
- Over-Temperature protection
- Extremely Low power shutdown mode
- Low Temperature Coefficient
- Factory programmed output voltages
- Stable operation with virtually any output capacitor type
- Power OK signal output
- Active high Enable pin
- 6-pin SOT23 or 8-pin SC70JW package
- 4kV ESD

Applications

- · Cellular Phones
- · Notebook Computers
- Portable Communication Devices
- · Handheld Electronics
- · Remote Controls
- Digital Cameras
- PDAs

Typical Application






Pin Descriptions

Pin #		Symbol	Function		
SOT23-6	SC70JW-8	Symbol	runction		
1	3	IN	Input pin. It is recommended to bypass this pin with a 1µF capacitor		
2	5, 6, 7, 8	GND	Ground connection pin		
3	2	OUT	Output pin. This pin should be decoupled with a $1\mu F$ or larger capacitor.		
4		N/C	Not connected		
5	1	EN	Enable input. Active high, logic level compatible.		
6	4	POK	Power OK output pin. This pin pulled to ground during a power failure, it is normally high impedance and should have a $100k\Omega$ pull-up resistor connected to OUT.		

Pin Configuration

AAT3223 SC70JW-8 (Top View)

AAT3223 SOT23-6 (Top View)





Absolute Maximum Ratings (T_A=25°C unless otherwise noted)

Symbol	Description	Value	Units
V _{IN}	Input Voltage	-0.3 to 6	V
V_{EN}	EN to GND Voltage	-0.3 to 6	V
V _{ENIN(MAX)}	Maximum EN to Input Voltage	0.3	V
I _{OUT}	Maximum DC Output Current	$P_D/(V_{IN}-V_O)$	mA
T _J	Operating Junction Temperature Range	-40 to 150	°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	300	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

Thermal Information

Symbol	Description	Rating	Units
Θ_{JA}	Thermal Resistance (SOT23-6, SC70JW-8) ¹	150	°C/W
P_{D}	Power Dissipation (SOT23-6, SC70JW-8) (T _A = 25°C) ^{1, 2}	667	mW

Note 1: Mounted on a demo board. Note 2: Derate 6.7mW/°C above 25°C.

Recommended Operating Conditions

Symbol	Description	Rating	Units	
V _{IN}	Input Voltage ³	$(V_{OUT}+V_{DO})$ to 5.5	V	
Т	Ambient Temperature Range	-40 to +85	°C	

Note 3: To calculate minimum input voltage, use the following equation: $V_{IN(MIN)} = V_{OUT(MAX)} + V_{DO(MAX)}$ as long as $V_{IN} \ge 2.5V$.



Symbol	Description	Conditions		Min	Тур	Max	Units
V _{OUT}	DC Output Voltage Tolerance			-2.0		2.0	%
I _{OUT}	Output Current	V _{OUT} > 1.2 V		250			mA
I _{SC}	Short Circuit Current	V _{OUT} <			400		mA
IQ	Ground Current	V _{IN} = 5 V,	no load		1.1	2.5	μA
I _{Q-OFF}	Off-Supply Current	V _{IN} = 5 V, EN	l = inactive		.01	1	μA
$\Delta V_{OUT}/V_{OUT}$	Line Regulation	V _{IN} = 4.0)-5.5 V		0.15	0.4	%/V
			V _{OUT} = 1.8		1.0	1.65	-
			V _{OUT} = 2.7		0.7	1.25	
			V _{OUT} = 2.8		0.7	1.20	1
$\Delta V_{OUT}/V_{OUT}$	Load Regulation	I _L =1 to 100mA	V _{OUT} = 2.85		0.7	1.20	- % -
			V _{OUT} = 3.0		0.6	1.15	
			V _{OUT} = 3.3		0.5	1.00	
			V _{OUT} = 2.7		200	240	mV
			V _{OUT} = 2.8		190	235	
V _{DO}	Dropout Voltage 1,2	I _{OUT} = 100mA	V _{OUT} = 2.85		190	230	
			V _{OUT} = 3.0		190	225	
			V _{OUT} = 3.3		180	220	
PSRR	Power Supply Rejection Ratio	100			50		dB
T _{SD}	Over Temp Shutdown Threshold				140		°C
T _{HYS}	Over Temp Shutdown Hysteresis				20		°C
e _N	Output Noise				350		μV_{RMS}
T _C	Output Voltage Temp. Coefficient				80		PPM/°C
POK		•					'
DOM	DOK Tiin Thurshald	E-11	25°C	87.5	90.5	93.5	% of
POK _{TH}	POK Trip Threshold	Fall	-40 to 85°C	86		95	
POK _{HYS}	POK Hysteresis		1		1.5		- V _{OUT}
I _{POK}	POK Off-Current	V _{POK} =5.5V, T _A =25°C				100	nA
V _{POK}	POK Low Voltage	I _{POK} =1mA				200	mV
T _{POK}	POK Delay V _{OUT} Rising				1.5		ms
EN	-	, 301	-				
V _{IH}	EN input threshold	V _{IN} =2.5 to 5.5V		2			
V _{IL}	EN input threshold	V _{IN} =2.5 to 5.5V				0.5	V
I _{EN(SINK)}	EN Input leakage	V _{ON} = 5.5 V			0.01	1	μA

Note 1: $\rm V_{\rm DO}$ is defined as $\rm V_{\rm IN}$ - $\rm V_{\rm OUT}$ when $\rm V_{\rm OUT}$ is 98% of nominal.


Note 2: For V_{OUT} < 2.3V, V_{DO} = 2.5V - V_{OUT} .




Typical Characteristics

(Unless otherwise noted, $V_{IN} = V_{OUT} + 1V$, $T_A = 25$ °C, $C_{IN} = C_{OUT} = 1\mu F$ ceramic)


Output Voltage vs. Output Current




Output Voltage vs. Input Voltage




Output Voltage vs. Input Voltage




Drop-out Voltage vs. Output Current



Supply Current vs. Input Voltage




PSRR with 10mA Load






(Unless otherwise noted, V_{IN} = V_{OUT} + 1V, T_A = 25°C, C_{IN} = C_{OUT} = 1 μ F ceramic)


Noise Spectrum




Line Response with 1mA Load




Line Response with 10mA Load




Line Response with 100mA Load



Load Transient - 1 mA / 40 mA



Load Transient - 1 mA / 80 mA




6 *3223.2004.07.1.3*




(Unless otherwise noted, V_{IN} = V_{OUT} + 1V, T_A = 25°C, C_{IN} = C_{OUT} = 1 μ F ceramic)


Power Up with 1mA Load




Turn On with 1mA Load




Power Up with 10mA Load




Turn On with 10mA Load



Power Up with 100mA Load




Turn On with 100mA Load






(Unless otherwise noted, V_{IN} = V_{OUT} + 1V, T_A = 25°C, C_{IN} = C_{OUT} = 1 μ F ceramic)


Power Off from 100mA Load



Current Limit Response




EN Threshold vs. V_{IN}



8 3223.2004.07.1.3



Functional Block Diagram



Functional Description

The AAT3223 is intended for LDO regulator applications where output current load requirements range from No Load to 250mA. The advanced circuit design of the AAT3223 has been optimized for very low quiescent or ground current consumption making it ideal for use in power management systems in small battery operated devices. The typical quiescent current level is just 1.1 μ A. The AAT3223 also contains an enable circuit, which has been provided to shutdown the LDO regulator for additional power conservation in portable products. In the shutdown state the LDO draws less than 1μ A from input supply.

The Power OK (POK) function has been incorporated to allow notification to application circuits when the output voltage falls out of regulation. If the output voltage falls below the regulation threshold limit, which is compared to a level set by the internal voltage reference, the POK pin is pulled to ground through an N-Channel mosfet.

The LDO also demonstrates excellent power supply ripple rejection (PSRR), load and line transient response characteristics. The AAT3223 is a truly high performance LDO regulator especially well suited for circuit applications which are sensitive to load circuit power consumption and extended battery life.

The LDO regulator output has been specifically optimized to function with low cost, low ESR ceramic capacitors. However, the design will allow for operation over a wide range of capacitor types.

The AAT3223 has complete short circuit and thermal protection. The integral combination of these two internal protection circuits give the AAT3223 a comprehensive safety system to guard against extreme adverse operating conditions. Device power dissipation is limited to the package type and thermal dissipation properties. Refer to the thermal considerations discussion in the section for details on device operation at maximum output current loads.





Applications Information

To assure the maximum possible performance is obtained from the AAT3223, please refer to the following application recommendations.

Input Capacitor

Typically a 1µF or larger capacitor is recommended for C_{IN} in most applications. A C_{IN} capacitor is not required for basic LDO regulator operation. However, if the AAT3223 is physically located any distance more than a centimeter or two from the input power source, a C_{IN} capacitor will be needed for stable operation. C_{IN} should be located as close to the device V_{IN} pin as practically possible. C_{IN} values greater than 1µF will offer superior input line transient response and will assist in maximizing the power supply ripple rejection.

Ceramic, tantalum or aluminum electrolytic capacitors may be selected for $C_{\rm IN}$ as there is no specific capacitor ESR requirement. For 250mA LDO regulator output operation, ceramic capacitors are recommended for $C_{\rm IN}$ due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources such as batteries in portable devices.

Output Capacitor

For proper load voltage regulation and operational stability, a capacitor is required between pins V_{OUT} and GND. The C_{OUT} capacitor connection to the LDO regulator ground pin should be made as direct as practically possible for maximum device performance. The AAT3223 has been specifically designed to function with very low ESR ceramic capacitors. Although the device is intended to operate with these low ESR capacitors, it is stable over a very wide range of capacitor ESR, thus it will also work with some higher ESR tantalum or aluminum electrolytic capacitors. However, for best performance, ceramic capacitors are recommended.

The value of C_{OUT} typically ranges from 0.47µF to 10µF, however 1µF is sufficient for most operating conditions.

If large output current steps are required by an application, then an increased value for C_{OUT} should be considered. The amount of capacitance needed can be calculated from the step size of the change in output load current expected and the voltage excursion that the load can tolerate.

The total output capacitance required can be calculated using the following formula:

$$C_{OUT} = \frac{\Delta I}{\Delta V} \times 15 \mu F$$

Where:

 ΔI = maximum step in output current

ΔV = maximum excursion in voltage that the load can tolerate

Note that use of this equation results in capacitor values approximately two to four times the typical value needed for an AAT3223 at room temperature. The increased capacitor value is recommended if tight output tolerances must be maintained over extreme operating conditions and maximum operational temperature excursions. If tantalum or aluminum electrolytic capacitors are used, the capacitor value should be increased to compensate for the substantial ESR inherent to these capacitor types.


Capacitor Characteristics

Ceramic composition capacitors are highly recommended over all other types of capacitors for use with the AAT3223. Ceramic capacitors offer many advantages over their tantalum and aluminum electrolytic counterparts. A ceramic capacitor typically has very low ESR, is lower cost, has a smaller PCB footprint and is non-polarized. Line and load transient response of the LDO regulator is improved by using low ESR ceramic capacitors. Since ceramic capacitors are non-polarized, they are less prone to damage if connected incorrectly.

Equivalent Series Resistance (ESR): ESR is a very important characteristic to consider when selecting a capacitor. ESR is the internal series resistance associated with a capacitor, which includes lead resistance, internal connections, capacitor size and area, material composition and ambient temperature. Typically capacitor ESR is measured in milliohms for ceramic capacitors and can range to more than several ohms for tantalum or aluminum electrolytic capacitors.

Ceramic Capacitor Materials: Ceramic capacitors less than 0.1µF are typically made from NPO or COG materials. NPO and COG materials are typically tight tolerance and very stable over temperature. Larger capacitor values are typically

10 3223,2004.07.1.3





composed of X7R, X5R, Z5U and Y5V dielectric materials. Large ceramic capacitors, typically greater than 2.2 μ F are often available in the low cost Y5V and Z5U dielectrics. These two material types are not recommended for use with LDO regulators since the capacitor tolerance can vary more than $\pm 50\%$ over the operating temperature range of the device. A 2.2 μ F Y5V capacitor could be reduced to 1μ F over the full operating temperature range. This can cause problems for circuit operation and stability. X7R and X5R dielectrics are much more desirable. The temperature tolerance of X7R dielectric is better than $\pm 15\%$.

Capacitor area is another contributor to ESR. Capacitors, which are physically large in size will have a lower ESR when compared to a smaller sized capacitor of equivalent material and capacitance value. These larger devices can also improve circuit transient response when compared to an equal value capacitor in a smaller package size.

Consult capacitor vendor data sheets carefully when selecting capacitors for use with LDO regulators.

Enable Function

The AAT3223 features an LDO regulator enable / disable function. This pin (EN) is compatible with CMOS logic. For a logic high signal, the EN control level must be greater then 2.0 volts. A logic low signal is asserted when the voltage on the EN pin falls below 0.5 volts. For example, the active high version AAT3223 will turn on when a logic high is applied to the EN pin. If the enable function is not needed in a specific application, it may be tied to the respective voltage level to keep the LDO regulator in a continuously on state; e.g. the active high version AAT3223 will tie $V_{\rm IN}$ to EN to remain on.

Power OK Function

The Power OK (POK) function is a very useful basic active low error flag. When the AAT3223 output voltage level is within regulation limits, the POK output pin is a high impedance and should the tied high to the LDO output through a high value resistor, $100 \mathrm{k}\Omega$ is a good resistor value for this purpose. An internal comparator has a reference threshold set to trigger at 10% of the nominal AAT3223 output voltage. If the output voltage level drops below this preset threshold, the POK function will become active and turn on an open drain N-channel Mosfet to pull

the POK output pin to ground. There is a fixed 1ms delay circuit between the POK comparator output and the N-Channel Mosfet gate. The purpose of the delay is to prevent a false triggering of the POK output during device turn on or during very short duration load transient events. If necessary, additional POK flag delay can be added by placing a capacitor in parallel with the POK pull up resistor. The additional delay time will be set by the RC time constant the pull up resistor and parallel capacitor values.

When the AAT3223 is in the shutdown state with the EN pin low, the POK pin becomes low impedance. The LDO output will be discharged through the high value POK pull-up resistor. When entering the shutdown state, there is no delay associated with the POK output; the open-drain device turns on immediately.

This offers the added advantage of having a hard application turn off when the LDO regulator is turned off. This additional function has no adverse effect on regulator turn on time.

Short Circuit Protection and Thermal Protection

The AAT3223 is protected by both current limit and over temperature protection circuitry. The internal short circuit current limit is designed to activate when the output load demand exceeds the maximum rated output. If a short circuit condition were to continually draw more than the current limit threshold, the LDO regulator's output voltage will drop to a level necessary to supply the current demanded by the load. Under short circuit or other over current operating conditions, the output voltage will drop and the AAT3223's die temperature will increase rapidly. Once the regulator's power dissipation capacity has been exceeded and the internal die temperature reaches approximately 140°C the system thermal protection circuit will become active. The internal thermal protection circuit will actively turn off the LDO regulator output pass device to prevent the possibility of over temperature damage. The LDO regulator output will remain in a shutdown state until the internal die temperature falls back below the 140°C trip point.

The interaction between the short circuit and thermal protection systems allow the LDO regulator to withstand indefinite short circuit conditions without sustaining permanent damage.

250mA NanoPower™ LDO Linear Regulator with Power OK

No-Load Stability

The AAT3223 is designed to maintain output voltage regulation and stability under operational noload conditions. This is an important characteristic for applications where the output current may drop to zero. An output capacitor is required for stability under no load operating conditions. Refer to the output capacitor considerations section for recommended typical output capacitor values.

Thermal Considerations and High Output Current Applications

The AAT3223 is designed to deliver a continuous output load current up to 250mA under normal operating conditions. The limiting characteristic for the maximum output load safe operating area is essentially package power dissipation and the internal preset thermal limit of the device. In order to obtain high operating currents, careful device layout and circuit operating conditions need to be taken into account. The following discussions will assume the LDO regulator is mounted on a printed circuit board utilizing the minimum recommended footprint and the printed circuit board is 0.062inch thick FR4 material with one ounce copper.

At any given ambient temperature (T_A) the maximum package power dissipation can be determined by the following equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \left[\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}\right] / \Theta_{\mathsf{JA}}$$

Constants for the AAT3223 are $T_{J(MAX)}$, the maximum junction temperature for the device which is 125°C and $\Theta_{JA}=150$ °C/W, the package thermal resistance. Typically, maximum conditions are calculated at the maximum operating temperature where $T_A=85$ °C, under normal ambient conditions $T_A=25$ °C. Given $T_A=85$ °, the maximum package power dissipation is 267mW. At $T_A=25$ °C°, the maximum package power dissipation is 667mW.

The maximum continuous output current for the AAT3223 is a function of the package power dissipation and the input to output voltage drop across the LDO regulator. Refer to the following simple equation:

$$I_{OUT(MAX)} < P_{D(MAX)} / (V_{IN} - V_{OUT})$$

For example, if V_{IN} = 5V, V_{OUT} = 2.8V and T_A = 25°, $I_{OUT(MAX)}$ < 267mA. The output short circuit protection threshold is set between 300mA and 450mA.

If the output load current were to exceed 267mA or if the ambient temperature were to increase, the internal die temperature will increase. If the condition remained constant and the short circuit protection did not activate, there would be a potential damage hazard to LDO regulator since the thermal protection circuit will only activate after a short circuit event occurs on the LDO regulator output.

To figure what the maximum input voltage would be for a given load current refer to the following equation. This calculation accounts for the total power dissipation of the LDO Regulator, including that caused by ground current.

$$P_{D(MAX)} = (V_{IN} - V_{OUT})I_{OUT} + (V_{IN} \times I_{GND})$$

This formula can be solved for V_{IN} to determine the maximum input voltage.

$$V_{IN(MAX)} = (P_{D(MAX)} + (V_{OUT} \times I_{OUT})) / (I_{OUT} + I_{GND})$$

The following is an example for an AAT3223 set for a 2.8 volt output:

From the discussion above, $P_{D(MAX)}$ was determined to equal 667mW at $T_A = 25^{\circ}C$.

 V_{OUT} = 2.9 volts

 $I_{OUT} = 250 \text{mA}$

 $I_{GND} = 1.1 \mu A$

 $V_{IN(MAX)}$ =(667mW+(2.8Vx150mA))/(150mA +1.1µA)

 $V_{IN(MAX)} = 9.11V$

Thus, the AAT3223 can sustain a constant 2.8V output at a 150mA load current as long as V_{IN} is \leq 9.11V at an ambient temperature of 25°C. 5.5V is the maximum input operating voltage for the AAT3223, thus at 25°C, the device would not have any thermal concerns or operational $V_{IN(MAX)}$ limits.

This situation can be different at 85°C. The following is an example for an AAT3223 set for a 2.8 volt output at 85°C:

From the discussion above, $P_{D(MAX)}$ was determined to equal 267mW at T_A = 85°C.

 V_{OUT} = 2.9 volts

 $I_{OUT} = 150 \text{mA}$

 $I_{GND} = 1.1 \mu A$

 $V_{IN(MAX)} = (267 \text{mW} + (2.8 \text{Vx} 150 \text{mA}))/(150 \text{mA} + 1.1 \mu\text{A})$

 $V_{IN(MAX)} = 4.58V$

12 *3223.2004.07.1.3*



Higher input to output voltage differentials can be obtained with the AAT3223, while maintaining device functions in the thermal safe operating area. To accomplish this, the device thermal resistance must be reduced by increasing the heat sink area or by operating the LDO regulator in a duty cycled mode.

For example, an application requires $V_{IN} = 5.0V$ while $V_{OUT} = 2.8V$ at a 150mA load and $T_A = 85^{\circ}C$. V_{IN} is greater than 4.58V, which is the maximum safe continuous input level for $V_{OUT} = 2.8V$ at 150mA for $T_A = 85^{\circ}C$. To maintain this high input voltage and output current level, the LDO regulator must be operated in a duty cycled mode. Refer to the following calculation for duty cycle operation:

 $P_{D(MAX)}$ is assumed to be 267mW

 $I_{GND} = 1.1 \mu A$

 $I_{OUT} = 150mA$

 $V_{IN} = 5.0 \text{ volts}$

 V_{OUT} = 2.8 volts

 $DC = 100(P_{D(MAX)} / ((V_{IN} - V_{OUT})I_{OUT} + (V_{IN} \times I_{GND}))$


%DC=100(267mW/((5.0V-2.8V)150mA+(5.0Vx1.1µA))

%DC = 80.9%


For a 150mA output current and a 2.2 volt drop across the AAT3223 at an ambient temperature of 85°C, the maximum on time duty cycle for the device would be 80.9%.

The following family of curves shows the safe operating area for duty cycled operation from ambient room temperature to the maximum operating level.


Device Duty Cycle vs. V_{DROP} V_{OUT} = 2.8V @ 25°C



Device Duty Cycle vs. V_{DROP} V_{OUT} = 2.8V @ 50°C



Device Duty Cycle vs. V_{DROP} $V_{OUT} = 2.8V @ 85^{\circ}C$



250mA NanoPower™ LDO Linear Regulator with Power OK

High Peak Output Current Applications

Some applications require the LDO regulator to operate at continuous nominal levels with short duration high current peaks. The duty cycles for both output current levels must be taken into account. To do so, one would first need to calculate the power dissipation at the nominal continuous level, then factor in the addition power dissipation due to the short duration high current peaks.

For example, a 2.8V system using a AAT3223IGU-2.8-T1 operates at a continuous 100mA load current level and has short 250mA current peaks. The current peak occurs for 378µs out of a 4.61ms period. It will be assumed the input voltage is 5.0V.

First, the current duty cycle percentage must be calculated:

% Peak Duty Cycle: X/100 = 378ms/4.61ms % Peak Duty Cycle = 8.2%

The LDO Regulator will be under the 100mA load for 91.8% of the 4.61ms period and have 150mA peaks occurring for 8.2% of the time. Next, the continuous nominal power dissipation for the 100mA load should be determined then multiplied by the duty cycle to conclude the actual power dissipation over time.

$$\begin{split} &P_{D(MAX)} = (V_{IN} - V_{OUT})I_{OUT} + (V_{IN} \times I_{GND}) \\ &P_{D(100mA)} = (5.0V - 2.8V)100mA + (5.0V \times 1.1\mu A) \\ &P_{D(100mA)} = 225.5mW \end{split}$$

 $P_{D(91.8\%D/C)} = \%DC \times P_{D(100mA)}$ $P_{D(91.8\%D/C)} = 0.918 \times 225.5mW$

 $P_{D(91.8\%D/C)} = 207mW$

The power dissipation for a 100mA load occurring for 91.8% of the duty cycle will be 207mW. Now the power dissipation for the remaining 8.2% of the duty cycle at the 150mA load can be calculated:

$$\begin{split} &P_{D(MAX)} = (V_{IN} - V_{OUT})I_{OUT} + (V_{IN} \times I_{GND}) \\ &P_{D(250mA)} = (5.0V - 2.8V)250mA + (5.0V \times 1.1\mu A) \\ &P_{D(250mA)} = 550mW \end{split}$$

 $P_{D(8.2\%D/C)} = \%DC \times P_{D(250mA)}$ $P_{D(8.2\%D/C)} = 0.082 \times 550mW$ $P_{D(8.2\%D/C)} = 45.1mW$

The power dissipation for a 150mA load occurring for 8.2% of the duty cycle will be 20.9mW. Finally, the two power dissipation levels can summed to determine the total true power dissipation under the varied load.

 $P_{D(total)} = P_{D(100mA)} + P_{D(250mA)}$ $P_{D(total)} = 207mW + 45.1mW$ $P_{D(total)} = 252.1mW$

The maximum power dissipation for the AAT3223 operating at an ambient temperature of 85°C is 267mW. The device in this example will have a total power dissipation of 252.1mW. This is within the thermal limits for safe operation of the device.

Printed Circuit Board Layout Recommendations

In order to obtain the maximum performance from the AAT3223 LDO regulator, very careful attention must be considered in regard to the printed circuit board layout. If grounding connections are not properly made, power supply ripple rejection and LDO regulator transient response can be compromised.

The LDO Regulator external capacitors C_{IN} and C_{OUT} should be connected as directly as possible to the ground pin of the LDO Regulator. For maximum performance with the AAT3223, the ground pin connection should then be made directly back to the ground or common of the source power supply. If a direct ground return path is not possible due to printed circuit board layout limitations, the LDO ground pin should then be connected to the common ground plane in the application layout.

14 3223,2004.07.1.3



Ordering Information


Output Voltage	Enable	Package	Marking ¹	Part Number (Tape and Reel)
1.8V	Active high	SOT23-6	EGXYY	AAT3223IGU-1.8-T1
2.7V	Active high	SOT23-6	GGXYY	AAT3223IGU-2.7-T1
2.8V	Active high	SOT23-6	EHXYY	AAT3223IGU-2.8-T1
2.8V	Active high	SC70JW-8	EHXYY	AAT3223IJS-2.8-T1
2.85V	Active high	SOT23-6	GFXYY	AAT3223IGU-2.85-T1
3.0V	Active high	SOT23-6	GEXYY	AAT3223IGU-3.0-T1
3.3V	Active high	SOT23-6	GQXYY	AAT3223IGU-3.3-T1


Note: Sample stock is generally held on all part numbers listed in **BOLD**.


Note 1: XYY = assembly and date code.

Package Information

SOT23-6










SC70JW-8



AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied.

AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

AnalogicTech warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

Advanced Analogic Technologies, Inc.

830 E. Arques Avenue, Sunnyvale, CA 94085 Phone (408) 737-4600 Fax (408) 737-4611



16 *3223,2004.07.1.3*