

August 2001 Revised August 2001

74LCX32646

Low Voltage 32-Bit Transceiver/Register with 5V Tolerant Inputs and Outputs (Preliminary)

General Description

The LCX32646 contains thirty-two non-inverting bidirectional registered bus transceivers with 3-STATE outputs, providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 32-bit operation.The DIR_n inputs determine the direction of data flow through the device. The CPAB $_n$ and CPBA $_n$ inputs load data into the registers on the LOW-to-HIGH transition (see Functional Description).

The LCX32646 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX32646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- \blacksquare 5.2 ns t_{PD} max (V $_{CC}$ = 3.3V), 20 μA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA Output Drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance: Human Body Model > 2000V Machine Model > 200V
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74LCX32646GX (Note 2)		114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]

Note 2: BGA package available in Tape and Reel only.

Connection Diagram

Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
1A ₀ - 1A ₁₅	Side A Inputs or 3-STATE Outputs
2A ₀ - 2A ₁₅	
1B ₀ - 1B ₁₅	Side B Inputs or 3-STATE Outputs
2B ₀ - 2B ₁₅	
OE _n	Output Enable Inputs
CPAB _n , CPBA _n	Clock Pulse Inputs
SAB _n , SBA _n	Select Inputs
DIR _n	Direction Control Inputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	1A ₀	SAB ₁	CPAB ₁	CPBA ₁	SBA ₁	1B ₀
В	1A ₂	1A ₁	DIR ₁	OE ₁	1B ₁	1B ₂
С	1A ₄	1A ₃	GND	GND	1B ₃	1B4
D	1A ₆	1A ₅	V _{CC}	V _{CC}	1B ₅	1B ₆
E	1A ₈	1A ₇	GND	GND	1B ₇	1B ₈
F	1A ₁₀	1A ₉	GND	GND	1B ₉	1B ₁₀
G	1A ₁₂	1A ₁₁	V _{CC}	V _{CC}	1B ₁₁	1B ₁₂
Н	1A ₁₃	1A ₁₄	GND	GND	1B ₁₄	1B ₁₃
J	1A ₁₅	SAB ₂	CPAB ₂	CPBA ₂	SBA ₂	1B ₁₅
K	NC	CPAB ₃	DIR ₂	OE ₂	CPBA ₃	NC
L	2A ₀	SAB ₃	DIR ₃	OE ₃	SBA ₃	2B ₀
M	2A ₂	2A ₁	GND	GND	2B ₁	2B ₂
N	2A ₄	2A ₃	V _{CC}	V _{CC}	2B ₃	2B ₄
Р	2A ₆	2A ₅	GND	GND	2B ₅	2B ₆
R	2A ₈	2A ₇	GND	GND	2B ₇	2B ₈
T	2A ₁₀	2A ₉	V _{CC}	V _{CC}	2B ₉	2B ₁₀
U	2A ₁₂	2A ₁₁	GND	GND	2B ₁₁	2B ₁₂
٧	2A ₁₃	2A ₁₄	CPAB ₄	CPBA ₄	2B ₁₄	2B ₁₃
W	2A ₁₅	SAB ₄	DIR ₄	OE ₄	SBA ₄	2B ₁₅

Truth Table

(Note 3)

	Inputs			Data I/O	(Note 4)			
OE ₁	DIR ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁	1A ₀₋₇	1B ₀₋₇	Output Operation Mode
Н	Х	H or L	H or L	Х	Х			Isolation
Н	X	~	X	X	X	Input	Input	Clock A _n Data into A Register
Н	X	X	~	X	X			Clock B _n Data Into B Register
L	Н	Х	Х	L	Х	A _n to B _n — Real Time (Transparent Mod		A _n to B _n — Real Time (Transparent Mode)
L	Н	~	X	L	X	Input	Output	Clock A _n Data to A Register
L	Н	H or L	X	Н	X			A Register to B _n (Stored Mode)
L	Н	~	Χ	Н	X			Clock A _n Data into A Register and Output to B _n
L	L	Х	Х	Χ	L			B _n to A _n — Real Time (Transparent Mode)
L	L	X	~	X	L	Output	Input	Clock B _n Data into B Register
L	L	Χ	H or L	X	Н			B Register to A _n (Stored Mode)
L	L	X	~	X	Н			Clock B _n into B Register and Output to A _n

H = HIGH Voltage Level


Note 3: Data I/O paths (1A and 1B: 0 - 7) is shown. This also applies to data I/O (1A and 1B: 8 - 15) and #2 control pins, to data (2A and 2B: 0 - 7) and #3 control pins, to data (2A and 2B: 8 - 15) and #4 control pins.


Note 4: The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

L = LOW Voltage Level

X = Immaterial

✓ = LOW-to-HIGH Transition








Functional Description


In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select $(\mathsf{SAB}_n,\ \mathsf{SBA}_n)$ controls can multiplex stored and real-time. The examples shown below demonstrate the four fundamental bus-management functions that can be performed for data I/O 1A and 1B: 0 - 7.


The direction control (DIRn) determines which bus will receive data when \overline{OE}_n is LOW. In the isolation mode (\overline{OE}_n HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.











OE ₁	DIR ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁
L	Н	~	X	L	Χ
L	X	Χ	~	X	L
Н	X	~	X	X	Χ
Н	X	Χ	_	X	X

Absolute Maximum Ratings(Note 5) Parameter Value Units Symbol Conditions Supply Voltage -0.5 to +7.0 V_{CC} ٧ DC Input Voltage -0.5 to +7.0 V_{I} DC Output Voltage -0.5 to +7.0 Output in 3-STATE Output in HIGH or LOW State (Note 6) -0.5 to $V_{CC} + 0.5$ DC Input Diode Current -50 V_I < GND mΑ DC Output Diode Current $V_O < GND$ mΑ +50 $V_{O} > V_{CC}$ DC Output Source/Sink Current ±50 mΑ I_{CC} DC Supply Current per Supply Pin ±100 mΑ DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 T_{STG}

Recommended Operating Conditions (Note 7)

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: I_O Absolute Maximum Rating must be observed.

Note 7: Unused inputs and I/Os must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Зушьог		Conditions	(V)	Min	Max	Offic
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		1
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
l _l	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l _{oz}	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	^
		$V_I = V_{IH}$ or V_{IL}	2.3 - 3.0		±3.0	μА
l _{OFF}	Power-Off Leakage Current	$V_{1} \text{ or } V_{O} = 5.5 V$	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
0,20.	i didinoto.	- Containent	(V)	Min	Max	•
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 3.6		20	uА
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 8)	2.3 – 3.6		±20	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 8: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$						
Combal	ol Parameter	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V _{CC} = 2.7V C _L = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	170						ns
t _{PHL}	Propagation Delay	1.5	5.2	1.5	6.0	1.5	6.2	
t _{PLH}	Bus to Bus	1.5	5.2	1.5	6.0	1.5	6.2	ns
t _{PHL}	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	
t _{PLH}	Clock to Bus	1.5	6.0	1.5	7.0	1.5	7.2	ns
t _{PHL}	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns
t _{PLH}	Select to Bus	1.5	6.0	1.5	7.0	1.5	7.2	115
t _{PZL}	Output Enable Time	1.5	7.5	1.5	8.5	1.5	9.8	
t_{PZH}		1.5	7.5	1.5	8.5	1.5	9.8	ns
t _{PLZ}	Output Disable Time	1.5	6.5	1.5	7.5	1.5	7.8	
t_{PHZ}		1.5	6.5	1.5	7.5	1.5	7.8	ns
t _S	Setup Time	2.5		2.5		3.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width	3.0		3.0		3.5		ns

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
Cymbol	r draineter	Conditions	(V)	Typical	J10
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	٧

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $F = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3$ V, and 2.7V V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2$ V
t _{PZH} , t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_r = t_f = 3ns$)

Symbol	V _{CC}		
	3.3V ± 0.3V	2.7V	2.5V ± 0.2V
V _{mi}	1.5V	1.5V	V _{CC} /2
V_{mo}	1.5V	1.5V	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V _v	$V_{OH} - 0.3V$	$V_{OH} - 0.3V$	V _{OH} – 0.15V



Physical Dimensions inches (millimeters) unless otherwise noted



NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- A. THIS PACKAGE CONFORMS TO JEDEC M0-205

 B. ALL DIMENSIONS IN MILLIMETERS

 C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)

 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA114ArevE

114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA114A Preliminary

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com