

## MM74HC164

### 8-Bit Serial-in/Parallel-out Shift Register

#### General Description

The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-Bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-Bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### Features


- Typical operating frequency: 50 MHz
- Typical propagation delay: 19 ns (clock to Q)
- Wide operating supply voltage range: 2 to 6V
- Low input current: 1  $\mu$ A maximum
- Low quiescent supply current: 80  $\mu$ A maximum (74HC Series)
- Fanout of 10 LS-TTL loads

#### Ordering Code:

Order Number	Package Number	Package Description
MM74HC164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagram



#### Truth Table

Inputs			Outputs			
Clear	Clock	A    B	QA	QB	...	QH
L	X	X    X	L	L	...	L
H	L	X    X	QAO	QBO	...	QHO
H	↑	H    H	H	QAn	...	QGn
H	↑	L    X	L	QAn	...	QGn
H	↑	X    L	L	QAn	...	QGn

H = HIGH Level (steady state), L = LOW Level (steady state)

X = Irrelevant (any input, including transitions)


↑ = Transition from LOW-to-HIGH level.

$Q_{AO}$ ,  $Q_{BO}$ ,  $Q_{HO}$  = the level of  $Q_A$ ,  $Q_B$ , or  $Q_H$ , respectively, before the indicated steady state input conditions were established.

$Q_{An}$ ,  $Q_{Gn}$  = The level of  $Q_A$  or  $Q_G$  before the most recent ↑ transition of the clock; indicated a one-bit shift.

**MM74HC164**

### Logic Diagram



**Absolute Maximum Ratings**(Note 1)

(Note 2)

Supply Voltage ( $V_{CC}$ )	-0.5 to +7.0V				Min	Max	Units
DC Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC}$ +1.5V	Supply Voltage ( $V_{CC}$ )			2	6	V
DC Output Voltage ( $V_{OUT}$ )	-0.5 to $V_{CC}$ +0.5V	DC Input or Output Voltage					
Clamp Diode Current ( $I_{IK}, I_{OK}$ )	±20 mA	( $V_{IN}, V_{OUT}$ )			0	$V_{CC}$	V
DC Output Current, per pin ( $I_{OUT}$ )	±25 mA	Operating Temperature Range ( $T_A$ )	-40	+85			°C
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA	Input Rise or Fall Times					
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C	( $t_r, t_f$ ) $V_{CC} = 2.0V$			1000		ns
Power Dissipation ( $P_D$ )		$V_{CC} = 4.5V$			500		ns
(Note 3)	600 mW	$V_{CC} = 6.0V$			400		ns
S.O. Package only	500 mW						
Lead Temperature ( $T_L$ )							
(Soldering 10 seconds)	260°C						

**Recommended Operating Conditions**

Supply Voltage ( $V_{CC}$ )	2	6	V
DC Input or Output Voltage			
( $V_{IN}, V_{OUT}$ )	0	$V_{CC}$	V
Operating Temperature Range ( $T_A$ )	-40	+85	°C
Input Rise or Fall Times			
( $t_r, t_f$ ) $V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

**Note 1:** Absolute Maximum Ratings are those values beyond which damage to the device may occur.

**Note 2:** Unless otherwise specified all voltages are referenced to ground.

**Note 3:** Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C.

**DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$		$T_A = -40 \text{ to } 85^\circ C$	$T_A = -55 \text{ to } 125^\circ C$	Units
				Typ	Guaranteed Limits			
$V_{IH}$	Minimum HIGH Level Input Voltage		2.0V		1.5	1.5	1.5	V
			4.5V		3.15	3.15	3.15	V
$V_{IL}$	Maximum LOW Level Input Voltage		6.0V		4.2	4.2	4.2	V
			2.0V		0.5	0.5	0.5	V
$V_{OH}$	Minimum HIGH Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	4.5V		4.5	4.4	4.4	V
			6.0V		6.0	5.9	5.9	V
$V_{OL}$	Maximum LOW Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	4.5V		4.2	3.98	3.84	V
			6.0V		5.7	5.48	5.34	V
$I_{IN}$	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	$\mu A$
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	$\mu A$

**Note 4:** For a power supply of  $5V \pm 10\%$  the worst case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

### AC Electrical Characteristics

$V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $C_L = 15 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$f_{MAX}$	Maximum Operating Frequency			30	MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Clock to Output		19	30	ns
$t_{PHL}$	Maximum Propagation Delay, Clear to Output		23	35	ns
$t_{REM}$	Minimum Removal Time, Clear to Clock		-2	0	ns
$t_S$	Minimum Setup Time Data to Clock		12	20	ns
$t_H$	Minimum Hold Time Clock to Data		1	5	ns
$t_W$	Minimum Pulse Width Clear or Clock		10	16	ns


### AC Electrical Characteristics

$C_L = 50 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$		$T_A = -40 \text{ to } 85^\circ C$	$T_A = -55 \text{ to } 125^\circ C$	Units
				Typ	Guaranteed Limits			
$f_{MAX}$	Maximum Operating Frequency		2.0V 4.5V 6.0V	5 27 31	4 21 24	3 18 20	MHz MHz MHz	
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Clock to Output		2.0V 4.5V 6.0V	115 13 20	175 35 30	218 44 38	254 51 44	ns ns ns
$t_{PHL}$	Maximum Propagation Delay, Clear to Output		2.0V 4.5V 6.0V	140 28 24	205 41 35	256 51 44	297 59 51	ns ns ns
$t_{REM}$	Minimum Removal Time Clear to Clock		2.0V 4.5V 6.0V	-7 -3 -2	0 0 0	0 0 0	0 0 0	ns ns ns
$t_S$	Minimum Setup Time Data to Clock		2.0V 4.5V 6.0V	25 14 12	100 20 17	125 25 21	150 30 25	ns ns ns
$t_H$	Minimum Hold Time Clock to Data		2.0V 4.5V 6.0V	-2 0 1	5 5 5	5 5 5	5 5 5	ns ns ns
$t_W$	Minimum Pulse Width Clear or Clock		2.0V 4.5V 6.0V	22 11 10	80 16 14	100 20 18	120 24 20	ns ns ns
$t_{THL}, t_{TLH}$	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V		75 15 13	95 19 16	110 22 19	ns ns ns
$t_r, t_f$	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns
$C_{PD}$	Power Dissipation Capacitance (Note 5)	(per package)	5.0V	150				pF
$C_{IN}$	Maximum Input Capacitance				5 10	10	10	pF


**Note 5:**  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

## Physical Dimensions inches (millimeters) unless otherwise noted



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow  
Package Number M14A

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)