`o;	SPEC No.   E L O 6 8 1 O 6  I S S U E: Aug. 31. 1994
SPECI	IFICATIONS
Product Type 100 Out	tput LCD Common Driver
Nodel No. $\_$	H 1 5 1 3 A F
	contains 17 pages including the cover and appendix. ase contact us before issuing purchasing order.
CUSTONERS ACCEPTANCE	
DATE:	
DY:	PRESENTED
	BY: 4 Sanc. Y. S. N. O.  Dept. General Manager
	DEVIEWED BY. PREPARED BY.

Integrated Circuits Group SHARP CORPORATION

Engineering Dept. 1
Logic Engineering Center

■ 8180798 0027575 T68 ■



#### Contents

		Pa	age
1.	Summary	•	2
2.	Features ·····	•	2
3.	Block Diagram ·····	•	3
4.	Functional Operations of Each Block ·····	•	3
5.	Pin Configuration ·····	•	4
6.	Pin Descriptions ·····	•	4
7.	Description of Functional Operations ······	•	6
8.	Precaution ·····	•	10
9.	Absolute Maximum Ratings	•	1 1
10.	Recommended Operating Conditions	• :	11
11.	Electrical Characteristics ······	• 1	1
12.	Example of System Configuration	• 1	13
13.	Example of Typical Characteristic	• 1	14
14.	Package and Packing Specification	• 1	15

#### [Note]

This document contains confidential information such as copyright and know-how belonging to Sharp Corporation. The information herein shall therefore be used exclusively for the design of systems utilizing this product and may not be used for any other purpose.

This document shall not be reprinted or disclosed to any third party without the prior written consent of Sharp Corporation.

This product is designed to be used in electrical products such as office equipment, audio-visual equipment and other consumer products. You are requested to contact Sharp Corporation if you intend to use this product for specific applications such as automobiles, trains or aircraft which have critical control or safety requirements, antidisaster, anticrime systems or any other applications which require extremely high reliability. This product shall not be used in any medical equipment which affects human life.

8180798 0027576 914



#### 1. Summary

The LH1513AF is a 100 output common driver LSI suitable for driving black and white dot matrix LC panels.

Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. The LH1513AF is particularly well suited to driving black and white LC panels used for palmtop personal computers because of its low-voltage operation (Supply voltage for logic system : -5.5 to -2.5 Y).

When combined with the LH1514A Segment Driver, a low power consuming, high-precision LC panel display can be assembled.

Data input/output pins are bidirectional, four data shift directions are pin-selectable.

#### 2. Features

- Supply voltage for the logic system : -5.5 to -2.5 V
- Supply voltage for LC drive : -28.0 to -10.0 V

(absolute maximum rating -30.0 V)


- Number of LC drive outputs : 100
- Low output impedance :  $1.5 \text{ k}\Omega$  (Max.)
- Shift Clock frequency : 2.0 MHz (Max.)
- · Low power consumption
- Built-in 100-bits bidirectional shift register (divisible into 50-bits x2)
- Available in a single mode (100-bits shift register) or in a dual mode (50-bits shift register x2)
  - $0 \quad 0_1 \quad \rightarrow \quad 0_{100} \qquad \qquad \text{Single mode}$
  - $0 \quad 0_{100} \rightarrow 0_{1}$

The above 4 shift directions are pin-selectable

- · Shift register circuit reset function when DISPOFF active
- Supports high capacity LC panel display when combined with the LH1514A Segment Driver
- CMOS process (N-type Silicon Substrate)
- Package
   121 pin TCP (Tape Carrier Package)
- · Not designed or rated as radiation hardened



## 3. Block Diagram




## 4. Functional Operation of Each Block

Block	Function
Shift Register	Shifts data in from the data input pin on the falling edge of the
	CK signal, based on the data shift direction and mode setting
	received from the control logic block.
Level Shifter	The logic voltage signal is level-shifted to the LC drive voltage
	level, and outputs to the driver block.
4-Level Driver	Drives the LC driver output pins from the shift register data,
	selecting one of 4 levels $(V_0, V_1, V_4, V_5)$ based on the FR and
	DISPOFF signals.
Control Logic	Controls the shift register's direction of data shift and mode
	setting in response to a SHL and MODE signal input.

8180798 0027578 777 **558** 



## 5. Pin Configuration




## 6. Pin Descriptions

## 6-1. Pin Designations

Pin No.	Symbol	1/0	Designation				
1 to 100	01-0100	0	LC drive output				
101, 121	V <sub>5R</sub> ,V <sub>5L</sub>	-	Power supply for LC drive				
102, 120	V <sub>4R</sub> , V <sub>4L</sub>	-	Power supply for LC drive				
103, 119	V <sub>1 R</sub> , V <sub>1 L</sub>	_	Power supply for LC drive				
104, 118	Vor. VoL	_	Power supply for LC drive				
105, 117	DIO2, DIO1	1/0	Data input/output for shift register				
106	ν <sub>α α</sub>		Power supply for logic system (-5.5 to -2.5 V)				
107	TESTi	I.	Test mode selection input				
108	TEST <sub>2</sub>	I	Test mode selection input				
109. 116	V <sub>ss</sub>	-	Ground (0 V)				
110	MODE	I	Mode selection input				
111	SHL	I	Shift direction selection for shift register				
112	DMIN	I	Dual mode data input				
113	DISPOFF	Ī	Control input for deselect output level				
114	FR	I	AC-converting signal input for LC drive waveform				
115	CK	Ĭ	Shift clock input for shift register				

■ 8180798 0027579 603 **■** 







# 7. Description of Functional Operations

## 7-1. Pin Functions

Symbol	Function
V <sub>D D</sub>	Logic system power supply pin connects to -5.5 to -2.5 V
. V <sub>ss</sub>	Ground pin connects to 0 V
VOR, VOL	Power supply pin for LC driver voltage bias.
V <sub>IR</sub> ,V <sub>IL</sub>	·Normally, the bias voltage used is set by a resistor divider.
V <sub>4R</sub> ,V <sub>4L</sub>	•Ensure that voltages are set such that $V_{ss} \ge V_0 > V_1 > V_4 > V_5$ .
V <sub>5R</sub> , V <sub>5L</sub>	•To further reduce the difference between the output waveforms of LC
	driver output pins $O_1$ and $O_{100}$ , externally connect $V_{1R}$ and $V_{1L}$
ĺ	(i=0, 1, 4, 5).
DIO1	Bidirectional shift register shift data input/output pin
ł	•Input pin for right shift, output pin for left shift.
DIO2	Bidirectional shift register shift data input/output pin
ł	·Input pin for left shift, output pin for right shift.
CK	Bidirectional shift register shift clock pulse input pin
	-Data is shifted on the falling edge of the clock pulse.
SHL	Bidirectional shift register shift direction selection pin
-	•Data is shifted right when set to V <sub>DD</sub> level "L", and data is
	shifted left when set to Vss level "H".
DISPOFF	Control input pin for output deselect level
	•The input signal is level-shifted from logic voltage level to LC
1	drive voltage level, and controls LC drive circuit.
	•When set to $V_{DD}$ level "L", the LC drive output pins $(O_1-O_{100})$ are
	set to level $V_0$ .
	•While set to "L", the contents of shift register are reset not
	reading data. When the DISPOFF function is canceled, the driver
	output deselect level $(V_1 \text{ or } V_4)$ , and the shift data is reading on
	the falling edge of the CK. That time if DISPOFF removal time can
	not keep regulation what is shown AC characteristics (Page12), the
	shift data is not reading correctly.
FR	AC signal input for LC driving waveform
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and Controls LC drive circutNormally,inputs a frame inversion signal.
	The LC driver output pin's output voltage level can be set using
	the shift register output signal and the FR signal.
j	Truth table is shown in 7-2-1.
MODE	Mode select pin
	•When set $V_{DD}$ level "L". Single Mode operation is selected, when set
	to V <sub>ss</sub> level "H", Dual Mode operation is selected.
DMIN	Dual Mode data input pin
	·According to the data shift direction of the data shift register,
	data can be input starting from the 51st bit.
TEST <sub>1</sub>	Test mode select pin
TEST <sub>2</sub>	•During normal operation, tie to $Y_{DD}$ level "L".
<u> </u>	

# B 8180798 0027581 261 ME



Symbol	Function
$0_1 - 0_{100}$	LC driver output pins
	·Corresponding directly to each bit of the shift register, one level
	$(V_0, V_1, V_4, \text{ or } V_5)$ is selected and output.

#### 7-2. Functional Operations

## 7-2-1. Truth Table

FR	Latch Data	DISPOFF	Driver Output Voltage Level $(0_1-0_{100})$
L	L	Н	٧,
L	H	Н	ν <sub>5</sub>
H	L H		V <sub>4</sub>
Н	H H H		V <sub>0</sub>
×	X	L	V <sub>0</sub>

Here,  $V_{ss} \ge V_0 > V_1 > V_4 > V_5$ . L:  $V_{DD}$  (-5.5 to -2.5 V), H:  $V_{ss}$  (0 V), x: Don't care [Note]"Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage,LC drive voltage) for LCD driver, please supply regular voltage which assigned by specification for each power pin.


## 7-2-2. Relationship between the Data I/O Pins and Data Transfer Direction

MODE	SHL	DIO	DIO2	DMIN	Data Transfer Direction
L	L(shift to right)	Input	Output	Х	O <sub>1</sub> → O <sub>100</sub>
(Single)	H(shift to left)	Output	Input	Х	$O_{100} \rightarrow O_{1}$
	L(shift to right)	Input	Output	Input	O <sub>1</sub> → O <sub>5 0</sub>
Н					$O_{51} \rightarrow O_{100}$
(Dual)	H(shift to left)	Output	Input	Input	$0_{100} \rightarrow 0_{51}$
					O <sub>50</sub> → O <sub>1</sub>

Here, L:  $V_{DD}$  (-5.5 to -2.5 V), H:  $V_{SS}$  (0 V), x: Don't care [Note]"Don't care" should be fixed to "H" or "L", avoiding floating.

■ 8180798 0027582 1T8 ■








Fig. 1 Single Mode (Shifting toward right)




Fig. 2 Single Mode (Shifting toward left)

**■ 8180798 0027583 034 ■** 




Fig. 3 Dual Mode (Shifting toward right)




Fig. 4 Dual Mode (Shifting toward left)

■ 8380798 0027584 T70 **■** 




#### 8. Precaution

OPrecaution when connecting or disconnecting the power
This LSI has a high-voltage LCD driver, so it may be permanently damaged by
a high current which may flow if a voltage is supplied to the LC drive
power supply while the logic system power supply is floating.
The detail is as follows.

- •When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- -We recommend you connecting the serial resistor (50 to 100  $\Omega$ ) to the LC drive power  $V_s$  of the system as a current limitter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connecting the LC drive power supply after resetting logic condition of this LSI inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LC drive power supply has become stable. Furthermore, when disconnecting the power, set the LC driver output pins to level  $V_0$  on  $\overline{\text{DISPOFF}}$  function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.





#### 9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V <sub>D D</sub>	Ta=25 C	V <sub>DD</sub>	-7.0 to $+0.3$	V
Supply voltage (2)	V <sub>o</sub>	Referenced	Vol, Vor	$V_5 - 0.3$ to $+0.3$	V
	V 1	to V <sub>ss</sub> (0 V)	V <sub>1L</sub> ,V <sub>1R</sub>	$V_5 = 0.3$ to $+0.3$	V
	V 4	] [	V <sub>4L</sub> ,V <sub>4R</sub>	$V_5 = 0.3$ to $+0.3$	V
	V 5	] [	V <sub>5L</sub> ,V <sub>5R</sub>	-30.0 to +0.3	V
Input voltage	V 1	] [	DIO1,DIO2,DMIN,SHL	$Y_{DD} = 0.3$ to $+0.3$	V
			MODE, CK, FR, DISPOFF		
Storage temperature	T			-45 to +125	r

## 10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable	pins	Min.	Typ.	Max.	Unit
Supply voltage (1)	V <sub>D D</sub>	Referenced	V <sub>D D</sub>		-5.5		-2.5	V
Supply voltage (2)	γ <sub>5</sub>	to $V_{ss}(0 \ Y)$	V <sub>5 L</sub> , V <sub>5 R</sub>		-28.0		-10.0	V
Operating temperature	Торт				-20		+85	t

#### 11. Electrical Characteristics

## 11-1. DC Characteristics

 $(V_{ss}=V_0=0 \text{ V}, V_{DD}=-5.5 \text{ to } -2.5 \text{ V}, V_5=-28.0 \text{ to } -10.0 \text{ V}, Ta=-20 \text{ to } +85 \text{ T})$ 

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Input voltage	V <sub>1 H</sub>		DIO1.DIO2.DMIN.SHL	0.2V <sub>D</sub>			٧
	Vil		MODE, CK, FR, DISPOFF			0.8V <sub>DD</sub>	V
Output voltage	V о н	I <sub>OH</sub> =-0.4 mA	DIO <sub>1</sub> ,DIO <sub>2</sub>	-0.4	-		V
	Yor	$I_{oL}=+0.4$ mA				$V_{DD} + 0.4$	V
Input leakage current	ILI	$V_{SS} \ge V_1 \ge V_{DD}$	DMIN, SHL, MODE, CK			±10.0	μА
			FR, DISPOFF		•		
I/O leakage current	IL1/0	V <sub>s</sub> <sub>s</sub> ≥ V <sub>i</sub> ≥ V <sub>DD</sub>	DIO <sub>1</sub> ,DIO <sub>2</sub>			±10.0	μA
Output resistance	Ron	*1	01-0100		1.0	1.5	kΩ
Stand-by current	Ізтв	*2	V <sub>s s</sub>			50.0	μA
Consumed current (1)	$I_{DD}$	$V_{DD} = -3 \ V.*3$	V <sub>D D</sub>			20.0	μA
		$V_{DD} = -5 V.*3$				30.0	μА
Consumed current (2)	Ι,	$V_{DD} = -3 V.*3$	V <sub>5L</sub> , V <sub>SR</sub>			50.0	μА
		$V_{DD} = -5 \ V, *3$				50.0	μА

## [Note]

- \*1:  $V_5 = -28.0$  to -10.0 V,  $|\Delta V_{ON}| = 0.5$  V
- \*2:  $V_{DD} = -5.0 \text{ V}$ ,  $V_{5} = -28.0 \text{ V}$ ,  $V_{1H} = V_{SS}$ ,  $V_{1L} = V_{DD}$ ,  $TEST_{1} = TEST_{2} = V_{DD}$
- \*3:  $V_5 = -28.0$  V,  $f_{CK} = 19.2$  kHz.  $f_{FR} = 80$  Hz, No-load (Consumed current is case of 1/240 duty operation)

# B180798 0027586 843 **B**


# SHARP

11-2. AC Characteristics

 $(V_{ss}=V_0=0 \text{ V. } V_{DD}=-5.5 \text{ to } -2.5 \text{ V. } V_{5}=-28.0 \text{ to } -10.0 \text{ V. } Ta=-20 \text{ to } +85 \text{ t.})$ 


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Uni
Shift clock period	tck		500			ns
Shift clock "H" pulse width	twckH		65			ns
Data setup time	tsu		100			ns
Data hold time	t <sub>H</sub>		100			ns
DISPOFF "L" pulse width	twoL		1.2			μs
DISPOFF removal time	t, em		100			ns
Input signal rise time	t,				50	ns
Input signal fall time	t,				50	ns
Output delay time (1) CK to DIO <sub>1</sub> ,DIO <sub>2</sub>	t <sub>D</sub>	C <sub>L</sub> =15 pF			350	ns
Output delay time (2) FR to $O_1-O_{100}$	tpd;				1.2	μs
Output delay time (3) CK to $0_1-0_{100}$	tpd <sub>2</sub>				1.2	μs
Output delay time (4) DISPOFF to $O_1-O_{10}$	o tpd3				1.2	μs

## 11-3. Timing Diagram



📺 8180798 OO27587 78T 🖿





## 8180798 0027588 616



# 13. Example of Typical Characteristic

Parameter	Conditions	Mim.	Typ.	Max. U	Unit
Typical Fundamental Rating	$Ta=+25 \text{ C}, V_{ss}=0 \text{ V}, V_{DD}=-5.0 \text{ V}$		50		ns
Propagation Delay Time					

■ Alao798 0027589 552 ■

# 14. PACKAGE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to drawing No. SPN2161-00

2. Markings

The meanings of the device code printed on each tape carrier package are as follows.

- (1) Date code (example) :  $\frac{4}{a}$   $\frac{3}{b}$   $\frac{7}{c}$ 
  - a) denotes the last figure of Anno Domini (of production)
  - b) denotes the week (of production)
  - c) denotes the number of times of alteration
- 3. Packing Specifications

(1) Packing Materials

Item	Material	Purpose		
Reel	Anti-static treated plastic (405mm dia.)	Packing of tape carrier package.		
Separator	Anti-static treated PET (188 / mt)	Protects device and prevents ESD (Electro Static Discharge)		
Laminated aluminium bag	(520 × 600mm)	Keeping dry.		
Adhesive tape paper		Fixing of tape carrier package and sparator.		
Carton	Cardboard(420x420x50mm)	Contains a reel.		
Label	Paper <sub>.</sub>	Indicates production name, lot.No., and quantity.		
Desiccant	Silica gel	Drying of device		

- (2) Packing Form
  - a) Tape carrier package(TCP) is wound on a reel with separators 1 and 2 and the ends of them are fixed with adhesive tape.
  - b) A label indicating production name, lot no, and quantity is stuck on one side of the reel.
  - c) The reel and silica gel is put in a laminated aluminium bag. Nitrogen gas is enclosed in the bag and the bag is sealed. The same label(b) is affixed to the bag. The bag is put in a carton and the same label(b) is affixed to one side of the carton.

\* Specification of label

ТҮРЕ	PRODUCTION NAME LOT NO.
QUANTITY	QUANTITY
LOT(DATE)	SHIPPING DATE

- 4. Miscellaneous
  - (1) The length of the tape carrier is  $34 \approx 46$  meters maximum per reel, and depends on shipping quantity.
  - (2) Before unpacking, prepare a work bench equipped with anti-static devices. Also, the operator should ware anti-static wrist bands.
  - (3) The device, once unpacked, should be stored in a nitrogen gas, room temperature atomosphere and used within 1 week.

ISSUE DATE	AUG.24.1994	APROVE	CHECK	DESIGN	(NOTE)
ISSUE NUMBER	H6804	A Cautil		מ אין ה	
S/C NUMBER		A-Sizuki	J. Hands	J. Midoguen	

8180798 0027590 274

