CMOS IC

# LC75754M

# SANYO

# 1/3 Duty VFD Driver



## **Overview**

The LC75754M is a 1/3 duty VFD driver that can be used for electronic tuning frequency display and other applications under the control of a microcontroller. This product can directly drive VFDs with up to 72 segments.


# **Features**

- 72 segment outputs.
- Noise reduction circuits are built into the output drivers.
- Serial data input supports CCB format communication with the system controller.
- Dimmer can be controlled by serial data input.
- High generality since display data is displayed without the intervention of a decoder.
- All segments can be turned off with the  $\overline{BLK}$  pin.

# **Package Dimensions**

unit: mm

3129-MFP36S



# **Specifications**

Absolute Maximum Ratings at  $Ta = 25^{\circ}C$ ,  $V_{SS} = 0V$ 

Parameter	Symbol	Conditions	Ratings	Unit
	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +6.5	V
Maximum supply voltage	V <sub>FL</sub> max	V <sub>FL</sub>	-0.3 to +21.0	V
	V <sub>IN</sub> 1	DI, CL, CE, BLK	-0.3 to +6.5	V
Input voltage	V <sub>IN</sub> 2	OSCI	–0.3 to V <sub>DD</sub> +0.3	V
	V <sub>OUT</sub> 1	S1 to S24, G1 to G3	–0.3 to V <sub>FL</sub> +0.3	V
Output voltage	V <sub>OUT</sub> 2	OSCO	–0.3 to V <sub>DD</sub> +0.3	V
	I <sub>OUT</sub> 1	S1 to S24	6	mA
Output current	I <sub>OUT</sub> 2	G1 to G3	60	mA
Allowable power dissipation	Pd max	Ta = 85°C	300	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-50 to +150	°C

- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


# Allowable Operating Ranges at Ta = –40 to +85°C, $V_{DD}$ = 4.5 to 5.5V, $V_{SS}$ = 0V

Parameter	Symbol	Conditions		Unit			
Parameter	Symbol		min	typ	max		
	V <sub>DD</sub>	V <sub>DD</sub>	4.5	5.0	5.5	V	
Supply voltage	V <sub>FL</sub>	V <sub>FL</sub>	8	12	18	V	
	V <sub>IH</sub> 1	DI, CL, CE, BLK	0.8 V <sub>DD</sub>		5.5	V	
Input high-level voltage	V <sub>IH</sub> 2	OSCI	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	
Input low-level voltage	VIL	DI, CL, CE, BLK, OSCI	0		0.2 V <sub>DD</sub>	V	
Guaranteed oscillator range	f <sub>OSC</sub>	OSCI, OSCO	0.9	2.4	3.7	MHz	
Recommended external resistance	R <sub>OSC</sub>	OSCI, OSCO	2.2	12	47	KΩ	
Recommended external capacitance	C <sub>OSC</sub>	OSCI, OSCO	15	33	100	pF	
Low level clock pulse width	t <sub>øL</sub>	CL : Figure 1	160			ns	
High level clock pulse width	t <sub>øH</sub>	CL : Figure 1	160			ns	
Data setup time	t <sub>ds</sub>	DI, CL : Figure 1	160			ns	
Data hold time	t <sub>dh</sub>	DI, CL : Figure 1	160			ns	
CE wait time	t <sub>cp</sub>	CE, CL : Figure 1	160			ns	
CE setup time	t <sub>cs</sub>	CE, CL : Figure 1	160			ns	
CE hold time	t <sub>ch</sub>	CE, CL : Figure 1	160			ns	
BLK switching time	t <sub>c</sub>	BLK, CE : Figure 3	10			μs	


### **Electrical Characteristics in the Allowable Operating Ranges**

Parameter	Symbol	Conditions		Unit		
Parameter	Symbol	Conditions	min	typ	max	
	I <sub>IH</sub> 1	DI, CL, CE, BLK : V <sub>IN</sub> = 5.5V			5	μA
Input high-level current	I <sub>IH</sub> 2	OSCI : V <sub>IN</sub> = V <sub>DD</sub>			5	μA
Input low-level current	IIL	DI, CL, CE, $\overline{\text{BLK}}$ , OSCI : V <sub>IN</sub> = 0 V	-5			μA
	V <sub>OH</sub> 1	S1 to S24 : I <sub>O</sub> = -2 mA	V <sub>FL</sub> – 0.6			V
Output high-level voltage	V <sub>OH</sub> 2	G1 to G3 : I <sub>O</sub> = -50 mA	V <sub>FL</sub> – 1.3			V
	V <sub>OH</sub> 3	OSCO : I <sub>O</sub> = -0.5 mA	V <sub>DD</sub> – 2.0			V
	V <sub>OL</sub> 1	S1 to S24, G1 to G3 : I <sub>O</sub> = 50 µA			0.5	V
Output low-level voltage	V <sub>OL</sub> 2	OSCO : I <sub>O</sub> = 0.5 mA			2.0	V
Oscillator frequency	fosc	$R_{OSC} = 12k\Omega, C_{OSC} = 33 \text{ pF}$		2.4		MHz
Hysteresis voltage	V <sub>H</sub>	DI, CL, CE, BLK		0.1 V <sub>DD</sub>		V
Current drain	I <sub>DD</sub>	Output open : f <sub>OSC</sub> = 2.4MHz			10	mA

• When CL is stopped at the low level




• When CL is stopped at the high level






### **Pin Assignment**



### **Block Diagram**




### **Pin Functions**

Pin No.	Pin	Function	I/O	Handling when unused
4	V <sub>FL</sub>	Driver block power supply. A voltage of between 8.0 and 18.0 V must be supplied.	-	—
32	V <sub>DD</sub>	Logic block power supply. A voltage of between 4.5 and 5.5 V must be supplied.	-	—
29	V <sub>SS</sub>	Power supply. Must be connected to the system ground.	—	—
31	OSCI	Oscillator connection. An oscillator circuit is formed by connecting an external resistor and	I	GND
30	OSCO	capacitor to these pins.	0	OPEN
33	BLK	$\begin{array}{l} \mbox{Display off control input.} \\ \hline BLK = L (V_{SS}) & \mbox{Display off (S1 to S24, G1 to G3 = L)} \\ \hline BLK = H (V_{DD}) & \mbox{Display on} \\ \hline Note that serial data can be transferred while the display is turned off. \end{array}$	I	GND
35	CL			
36	DI	Serial data transfer inputs. These pins must be connected to the system microcontroller.	1	GND
34	CE	CL : Synchronization clock DI : Transfer data CE : Chip enable		
1 to 3	G1 to G3	Digit outputs. The frame frequency fo is (f <sub>OSC</sub> /6144)Hz.	0	OPEN
28 to 5	S1 to S24	Segment outputs for displaying the display data transferred by serial data input	0	OPEN

### Serial Data Transfer Format

• When CL is stopped at the low level



CCB address : Transfer 11000001B(83<sub>H</sub>) as shown in Figure 2

DM0 to DM9 : Dimmer data

This data controls the duty of the G1 to G3 digit output pins, and consists of 10 bits with DM0 being the LSB. Note that the intensity of the display can be adjusted by controlling the duty of the G1 to G3 digit output pins.

The relationship between the dimmer data and the dimmer value is as follows.

DM9	DM8	DM7	DM6	DM5	DM4	DM3	DM2	DM1	DM0	Dimmer value (t4/t3)
0	0	0	0	0	0	0	0	0	0	0/1024
0	0	0	0	0	0	0	0	0	1	1/1024
0	0	0	0	0	0	0	0	1	0	2/1024
1	1	1	1	1	1	1	1	0	0	1020/1024
1	1	1	1	1	1	1	1	0	1	1021/1024
1	1	1	1	1	1	1	1	1	0	1022/1024
1	1	1	1	1	1	1	1	1	1	Not used

t3, t4 : See Figure 4.

D1 to D24 : Display data for the G1 digit output pin.

Dn (n = 1 to 24) = 1 : On

Dn (n = 1 to 24) = 
$$0$$
: Off

D25 to D48 : Display data for the G2 digit output pin.

Dn (n = 25 to 48) = 0: Off

D49 to D72 : Display data for the G3 digit output pin.

Dn 
$$(n = 49 \text{ to } 72) = 1$$
: On  
Dn  $(n = 49 \text{ to } 72) = 0$ : Off

### Correspondence between Display Data (D1 to D72) and Segment Output Pins

Segment output pins	G1	G2	G3	Segment output pins	G1	G2	G3
S1	D1	D25	D49	S13	D13	D37	D61
S2	D2	D26	D50	S14	D14	D38	D62
S3	D3	D27	D51	S15	D15	D39	D63
S4	D4	D28	D52	S16	D16	D40	D64
S5	D5	D29	D53	S17	D17	D41	D65
S6	D6	D30	D54	S18	D18	D42	D66
S7	D7	D31	D55	S19	D19	D43	D67
S8	D8	D32	D56	S20	D20	D44	D68
S9	D9	D33	D57	S21	D21	D45	D69
S10	D10	D34	D58	\$22	D22	D46	D70
S11	D11	D35	D59	\$23	D23	D47	D71
S12	D12	D36	D60	S24	D24	D48	D72

Example : Segment output pin S11 is controlled as follows :

	Display data		Segment output pin S11 state							
D11	D35	D59	organismi oulput pin off state							
0	0	0	The segments corresponding to the G1, G2, and G3 digit output pins are off							
0	0	1	The segments corresponding to the G3 digit output pin are on							
0	1	0	The segments corresponding to the G2 digit output pin are on							
0	1	1	The segments corresponding to the G2 and G3 digit output pins are on							
1	0	0	The segments corresponding to the G1 digit output pin are on							
1	0	1	The segments corresponding to the G1 and G3 digit output pins are on							
1	1	0	The segments corresponding to the G1 and G2 digit output pins are on							
1	1	1	The segments corresponding to the G1, G2, and G3 digit output pins are on							

### BLK and the Display Control

Since the IC internal data (D1 to D72 and the control data) is undefined when power is first applied, the display is off (S1 to S24, G1 to G3 = low) by setting the  $\overline{BLK}$  pin low at the same time as power is applied. Then, meaningless display at power on can be prevented by transferring all 144 bits of serial data from the controller and setting  $\overline{BLK}$  pin high after the transfer completes while the display is off. (See figure 3.)

### Power Supply Sequence

The following sequences must be observed when power is turned on and off. (See Figure 3.)

- Power on : Logic block power supply  $(V_{DD})$  on  $\rightarrow$  Driver block power supply  $(V_{FL})$  on
- Power off : Driver block power supply  $(V_{FL})$  off  $\rightarrow$  Logic block power supply  $(V_{DD})$  off






Figure 3

toff2 > 0 (toff1 > toff2) tc...10  $\mu$ s min

A11004

### Output Waveforms (S1 to S24)





### **Relationship between Segment and Digit outputs**



- Consider the examples shown in Figure 4, where display data is set up so that the segment outputs S1 to S24 output  $V_{SS}$  level on the G1 and G3 digit output timing and  $V_{FL}$  level on the G2 digit output timing. (Here, the G2 side being lighted) The relationship between the time t3 and the oscillator frequency  $f_{OSC}$  is t3 = 2048/ $f_{OSC}$ .
- The digit output G1 to G3 waveforms in Example 1 are output when the dimmer data (DM0 to DM9) are set to 3FEH. The relationship between the time t1 and the oscillator frequency  $f_{OSC}$  is  $t1=2/f_{OSC}$ . Note that the time t1 and the time t2 are the same period in Example 1.
- The digit output G1 to G3 waveforms in Example 2 are those when the dimmer data (DM0 to DM9) are set to a smaller value. Although the time t1 does not change, the time t2 becomes longer.
  When the dimmer data (DM0 to DM9) are set to 1FF<sub>H</sub> and the oscillator frequency fosc is 2.4 [MHz], then the time


$$t2 = t3 - t1 \times (1FF_{H} + 1)$$
$$= \frac{1024}{f_{OSC}}$$
$$= 0.43[ms]$$

)


t2 is :

• When the dimmer data (DM0 to DM9) are set to an even smaller value, the time t2 becomes even longer, as in example 3. Note that the time t1 does not change here, either.

### Sample Application Circuit



### Notes on the Segment and Digit Waveforms



### Figure 5

The segment waveform is distorted by the VFD panel used and the wiring, and furthermore, in the case of being used with essentially no dimming as in the digit waveform 1, as shown in Figure 5, the VFD panel glow dimly. By carefully considering the segment waveform, it can be seen that this problem can be resolved by applying an adequate amount of dimming, as shown in digit waveform 2.

### Notes on Transferring Display Data from the Controller

Since display data is transferred in three operations as shown in Figure 2, we recommend that all display data be transferred within 30 [ms] to prevent degradation of the visual quality of the displayed image.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.