

TOSHIBA PHOTOCOUPLER GaAlAs IRED &amp; PHOTO IC

**TLP2530, TLP2531**

DIGITAL LOGIC ISOLATION

LINE RECEIVER

POWER SUPPLY CONTROL

SWITCHING POWER SUPPLY

TRANSISTOR INVERTER


The TOSHIBA TLP2530 and TLP2531 dual photocouplers consist of a pair of GaAlAs light emitting diode and integrated photodetector.

This unit is 8-lead DIP.

Separate connection for the photodiode bias and output transistor collectors improve the speed up to a hundred times that of a conventional phototransistor coupler by reducing the base-collector capacitance.


- TTL Compatibel
- Switching Speed :  $t_{pHL} = 0.3\mu s$ ,  $t_{pLH} = 0.3\mu s$  (Typ.)  
(@ $R_L = 1.9k\Omega$ )
- Guaranteed Performance Over Temp : 0~70°C
- Isolation Voltage : 2500Vrms (Min.)
- UL Recognized : UL1577, File No. E67349

PIN CONFIGURATION (TOP VIEW)




- 1. : ANODE.1
- 2. : CATHODE.1
- 3. : CATHODE.2
- 4. : ANODE.2
- 5. : GND
- 6. : VO<sub>2</sub> (OUTPUT 2)
- 7. : VO<sub>1</sub> (OUTPUT 1)
- 8. : VCC

SCHEMATIC



980508EBC2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- Gallium arsenide (GaAs) is a substance used in the products described in this document. GaAs dust and fumes are toxic. Do not break, cut or pulverize the product, or use chemicals to dissolve them. When disposing of the products, follow the appropriate regulations. Do not dispose of the products with other industrial waste or with domestic garbage.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



TOSHIBA 11-10C4

Weight : 0.54g

## MAXIMUM RATINGS

CHARACTERISTIC		SYMBOL	RATING	UNIT
LED	Forward Current (Each channel) (Note 1)	I <sub>F</sub>	25	mA
	Pulse Forward Current (Each channel) (Note 2)	I <sub>FP</sub>	50	mA
	Total Pulse Forward Current (Each channel) (Note 3)	I <sub>FPPT</sub>	1	A
	Reverse Voltage (Each channel)	V <sub>R</sub>	5	V
	Diode Power Dissipation (Each channel) (Note 4)	P <sub>D</sub>	45	mW
DETECTOR	Output Current (Each channel)	I <sub>O</sub>	8	mA
	Peak Output Current (Each channel)	I <sub>OP</sub>	16	mA
	Supply Voltage	V <sub>CC</sub>	-0.5~15	V
	Output Voltage (Each channel)	V <sub>O</sub>	-0.5~15	V
	Output Power Dissipation (Each channel) (Note 5)	P <sub>O</sub>	35	mW
Operating Temperature Range		T <sub>opr</sub>	-55~100	°C
Storage Temperature Range		T <sub>stg</sub>	-55~125	°C
Lead Solder Temperature (10s)**		T <sub>sol</sub>	260	°C
Isolation Voltage (AC, 1min., R.H. $\leq$ 60%) (Note 7)		BVS	2500	Vrms

(Note 1) Derate 0.8mA above 70°C.

(Note 2) 50% duty cycle, 1ms pulse width. Derate 1.6mA / °C above 70°C.

(Note 3) Pulse width 1μs, 300pps.

(Note 4) Derate 0.9mW / °C above 70°C.

(Note 5) Derate 1mW / °C above 70°C.

\*\* 2mm below seating plane.

## RECOMMENDED OPERATING CONDITIONS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V <sub>CC</sub>	0	—	12	V
Forward Current, Each Channel	I <sub>F</sub>	—	16	25	mA
Operating Temperature	T <sub>opr</sub>	-25	—	85	°C

## ELECTRICAL CHARACTERISTICS

OVER RECOMMENDED TEMPERATURE ( $T_a = 0^\circ\text{C} \sim 70^\circ\text{C}$ , Unless otherwise noted)



CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.**	MAX.	UNIT
Current Transfer Ratio (Each Channel)	TLP2530	CTR	$I_F = 16\text{mA}, V_O = 0.4\text{V}$ $V_{CC} = 4.5\text{V}, T_a = 25^\circ\text{C}$ (Note 6)	7	30	—	%
	TLP2531			19	30	—	
	TLP2530	CTR	$I_F = 16\text{mA}, V_O = 0.5\text{V}$ $V_{CC} = 4.5\text{V}$ (Note 6)	5	—	—	%
	TLP2531			15	—	—	
Logic Low Output Voltage (Each Channel)	TLP2530	V <sub>O</sub> L	$I_F = 16\text{mA}, I_O = 1.1\text{mA}$ $V_{CC} = 4.5\text{V}$	—	0.1	0.4	V
	TLP2531			—	0.1	0.4	V
Logic High Output Current (Each Channel)		I <sub>OH</sub>	$I_F = 0\text{mA}, V_O = V_{CC} = 5.5\text{V}$ $T_a = 25^\circ\text{C}$	—	3	500	nA
			$I_F = 0\text{mA}, V_O = V_{CC} = 15\text{V}$	—	—	50	$\mu\text{A}$
Logic Low Supply Current	I <sub>CCL</sub>		$I_{F1} = I_{F2} = 16\text{mA}$ $V_{O1} = V_{O2} = \text{Open}$ $V_{CC} = 15\text{V}$	—	160	—	$\mu\text{A}$
Logic High Supply Current	I <sub>CCH</sub>		$I_{F1} = I_{F2} = 0\text{mA}$ $V_{O1} = V_{O2} = \text{Open}$ $V_{CC} = 15\text{V}$	—	0.05	4	$\mu\text{A}$
Input Forward Voltage (Each Channel)	V <sub>F</sub>		$I_F = 16\text{mA}, T_a = 25^\circ\text{C}$	—	1.65	1.7	V
Temperature Coefficent of Forward Voltage (Each Channel)	$\Delta V_F / \Delta T_a$		$I_F = 16\text{mA}$	—	-2	—	mV / °C
Input Reverse Breakdown Voltage (Each Channel)	B <sub>VR</sub>		$I_R = 10\mu\text{A}, T_a = 25^\circ\text{C}$	5	—	—	V
Input Capacitance (Each Channel)	C <sub>IN</sub>		f=1MHz, V <sub>F</sub> =0	—	60	—	pF
Input-Output Insulation Leakage Current	I <sub>I-O</sub>		Relative Humidity=45% t=5s, V <sub>I-O</sub> =3000V <sub>dc</sub> Ta=25°C (Note 7)	—	—	1.0	$\mu\text{A}$
Resistance (Input-Output)	R <sub>I-O</sub>		$V_{I-O} = 500\text{V}_{dc}$ (Note 7)	—	$10^{12}$	—	$\Omega$
Capacitance (Input-Output)	C <sub>I-O</sub>		f=1MHz (Note 7)	—	0.6	—	pF
Input-Input Leakage Current	I <sub>I-I</sub>		Relative Humidity=45% t=5s, V <sub>I-I</sub> =500V (Note 8)	—	0.005	—	$\mu\text{A}$
Resistance (Input-Input)	R <sub>I-I</sub>		$V_{I-I} = 500\text{V}_{dc}$ (Note 8)	—	$10^{11}$	—	$\Omega$
Capacitance (Input-Input)	C <sub>I-I</sub>		f=1MHz (Note 8)	—	0.25	—	pF

\*\* All typicals at  $T_a = 25^\circ\text{C}$ .



SWITCHING CHARACTERISTICS (Unless otherwise specified,  $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ ,  $I_F = 16\text{mA}$ )

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time to Logic Low at Output (Each Channel)	TLP2530	$t_{pHL}$	1	$R_L = 4.1\text{k}\Omega$	—	0.3	1.5	$\mu\text{s}$
	TLP2531			$R_L = 1.9\text{k}\Omega$	—	0.2	0.8	
Propagation Delay Time to Logic High at Output (Each Channel)	TLP2530	$t_{pLH}$	1	$R_L = 4.1\text{k}\Omega$	—	0.5	1.5	$\mu\text{s}$
	TLP2531			$R_L = 1.9\text{k}\Omega$	—	0.3	0.8	
Common Mode Transient Immunity at Logic High Level Output (Each Channel, Note 9)	TLP2530	$CM_H$	2	$I_F = 0\text{mA}$ , $V_{CM} = 400\text{V}_{\text{p-p}}$ $R_L = 4.1\text{k}\Omega$	—	1500	—	$\text{V} / \mu\text{s}$
	TLP2531			$I_F = 0\text{mA}$ , $V_{CM} = 400\text{V}_{\text{p-p}}$ $R_L = 1.9\text{k}\Omega$	—	1500	—	
Common Mode Transient Immunity at Logic Low Level Output (Each Channel, Note 9)	TLP2530	$CM_L$	2	$V_{CM} = 400\text{V}_{\text{p-p}}$ $R_L = 4.1\text{k}\Omega$ , $I_F = 16\text{mA}$	—	-1500	—	$\text{V} / \mu\text{s}$
	TLP2531			$V_{CM} = 400\text{V}_{\text{p-p}}$ $R_L = 1.9\text{k}\Omega$ , $I_F = 16\text{mA}$	—	-1500	—	
Bandwidth (Each Channel, Note 10)	BW	3		$R_L = 100\Omega$	—	2	—	MHz

- (Note 6) DC CURRENT TRANSFER RATIO is defined as the ratio of output collector current,  $I_O$ , to the forward LED input current,  $I_F$ , times 100%.
- (Note 7) Device considered a two-terminal device : Pins 1, 2, 3 and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- (Note 8) Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
- (Note 9) Common mode transient immunity in Logic High level is the maximum tolerable (Positive)  $dV_{cm}/dt$  on the leading edge of the common mode pulse,  $V_{cm}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_O > 2.0\text{V}$ ). Common mode transient immunity in Logic Low level is the maximum tolerable (negative)  $dV_{cm}/dt$  on the trailing edge of the common mode pulse signal,  $V_{cm}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_O > 0.8\text{V}$ ).
- (Note 10) The frequency at which the ac output voltage is 3dB below the low frequency asymptote.

TEST CIRCUIT 1 : SWITCHING TIME,  $t_{pHL}$ ,  $t_{pLH}$ 

## TEST CIRCUIT 2 : TRANSIENT IMMUNITY AND TYPICAL WAVEFORM



$$CM_H = \frac{320(V)}{t_r(\mu s)}, CM_L = \frac{320(V)}{t_f(\mu s)}$$

## TEST CIRCUIT 3 : FREQUENCY RESPONSE

