

**LC7454A/M****CMOS Data Slicer****Preliminary
Overview**


The LC7454A/M is a data slicer IC for the Index Plus + signals. The LC7454A/M extracts the Caption and the Index Plus + data from the Vertical Blanking Period of the TV signal and send it out to the decoder IC (Usually Microcomputer). The LC7454A/M can be used to extract the Closed Caption signals, the XDS signals and the Index Plus + signals.

Features


- (1) Low power dissipation by CMOS process
- (2) Stable signal extraction by integrated peak hold circuit and digital circuit.
- (3) Operation Voltage range : $5V \pm 10\%$
- (4) Package LC7454A : DIP18
 LC7454M : MFP20

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Pin Assignment




* VDD1 and VSS1 are power supply terminals for digital circuit. VDD2 and VSS2 are power supply terminals for analog circuit. Connect these terminals as the following diagram in order to reduce the noise disturbance between two powers.



Package Dimension

(unit : mm)

3007B




SANYO : DIP-18

Package Dimension


(unit : mm)

3036C



SANYO : MFP-20

LC7454system block diagram



Operation on each mode

The LC7454 has three operating modes. The operation mode be selected by the status of MOD0 and MOD1 terminals. The functionality of three modes are the same. Only the PLL reference frequency which is used to generate operation clock is different. Use mode1 or mode3 only in the application which uses 2x data. Any mode (Mode1,2 or 3) can be used in the 1x data only application.

| Terminal | | MODE | Applications | PLL reference |
|----------|------|-------|--------------|---|
| MOD1 | MOD0 | | | |
| Open | Open | Mode1 | NTSC-VCR | Use H-sync signal which is separated from C-Video signal. |
| Open | VDD1 | Mode2 | NTSC-VCR | Use 1/32 divided signal 503 KHz which is generated by external ceramic resonator. |
| VDD | Open | Mode3 | NTSC-TV | Use H-sync signal from Fly Back. |

Terminal Functions

| Terminal # (DIP18) | Terminal name | Function Description | | |
|-----------------------|---------------------|---|---------------------------------------|------------------------------------|
| | | Mode 1 | Mode 2 | Mode 3 |
| 1 | VSS1 | Ground | | |
| 2 | TEST | Test terminal, Open in normal operation | | |
| 3 | LN26 | 32μs Pulse output at line 26 timing on both field | | |
| 4 | O/ \bar{E} /CFOUT | Pulse output for field judgment *1 | Output terminal for ceramic resonator | Pulse output for field judgment *1 |
| 5 | \bar{HS} /CFIN | Sync separated \bar{HS} pulse output | Input terminal for Ceramic resonator | External \bar{HS} pulse input |
| 6 | DATA | Line select data input and slice data output *2 | | |
| 7 | SCKIN | Data transmit clock input | | |
| 8 | \bar{CE} | Chip select input *3 | | |
| 9 | IOC | Data direction control signal input *4 | | |
| 10 | SLICE | Pulse output at selected slice line | | |
| 11 | VDD1 | Power terminal | | |
| 12 | MOD0 | Open | Connect to VDD | Open |
| 13 | CVIN | Composit video input | | |
| 14 | VCOR | Connect resistor for internal VCO oscillation frequency control | | |
| 15 | MOD1 | Open | Open | Connect to VDD |
| 16 | VDD2 | Power terminal | | |
| 17 | VSS2 | Ground | | |
| 18 | CP | Filter terminal for internal PLL | | |

*1 'H' level in Odd field, 'L' level in Even field.

*2 N-ch open drain in output mode.

*3 Feed 'L' level only when data transmission is in effect. If \bar{CE} ='H', data terminal will become input/output disable, SCKIN terminal will become input disable.

*4 'H' level : Output mode
'L' level : Input mode

1. Absolute Maximum Ratings at VSS=0V and Ta=25°C

| Parameter | Symbol | Pins | Conditions | Ratings | | | unit |
|-----------------------------|--------|---|------------|---------|------|---------|------|
| | | | | min. | typ. | max. | |
| Maximum Supply voltage | VDDMAX | VDD1,VDD2 | VDD1=VDD2 | -0.3 | | +7.0 | V |
| Input voltage | VI | CVIN,SCKIN, \overline{CE} ,IOC | | -0.3 | | VDD+0.3 | |
| Output voltage | VO | LN26, O/ \overline{E} /CFOUT,SLICE | | -0.3 | | VDD+0.3 | |
| Input/output voltage | VIO | DATA, \overline{HS} /CFIN | | -0.3 | | VDD+0.3 | |
| Allowable power dissipation | Pdmax | DIP18 | | | | 300 | mW |
| | | MFP20 | | | | 150 | |
| Operating temperature | Topr | | | -30 | | +70 | °C |
| Storage temperature | Tstg | | | -55 | | +150 | |

* VSS1 and VSS2 must be the same level.
VDD1 and VDD2 must be the same level.

2. Allowable Operating Conditions at Ta=-30°C to +70°C, VSS=0V

| Parameter | Symbol | Pins | Conditions | VDD[V] | Ratings | | | unit |
|---|--------|--|------------------------------|------------|---------------|-------|---------------|------|
| | | | | | min. | typ. | max. | |
| Operating Supply voltage | VDD | VDD1,VDD2 | VDD1=VDD2 | | 4.5 | | 5.5 | V |
| 'H' level input voltage | VIH | \overline{HS} /CFIN, DATA, SCKIN, \overline{CE} , IOC | | 4.5 to 5.5 | 0.75VDD | | VDD | |
| 'L' level input voltage | VIL | \overline{HS} /CFIN, DATA, SCKIN, \overline{CE} , IOC | | 4.5 to 5.5 | VSS | | 0.25VDD | |
| CVIN input amplitude | CVSYNC | CVIN | SYNC-WHITE=1.0V | 4.5 to 5.5 | 1Vp-p -3dB | 1V | 1Vp-p +3dB | |
| \overline{HS} input frequency range | fH | \overline{HS} /CFIN | Mode3 | 4.5 to 5.5 | 15.23 | 15.73 | 16.23 | kHz |
| Oscillation frequency range (Note 1) | FmCF | \overline{HS} /CFIN O/ \overline{E} /CFOUT | •Mode2 •Refer to figure 1 | 4.5 to 5.5 | | 503 | | |
| Oscillation stabilizing time period (Note 2) | tmsCF | \overline{HS} /CFIN O/ \overline{E} /CFOUT | •MODE2 •Refer to figure 2 | 4.5 to 5.5 | | 0.5 | 5 | ms |

(Note 1) Refer to table 1 for oscillator constants.

(Note 2) Oscillation stabilizing period is the time needed to stabilize the oscillation after power is fed.
Refer to figure 2.

3. Electrical Characteristics at Ta=-30°C to +70°C, VSS=0V

| Parameter | Symbol | Pins | Conditions | VDD[V] | Ratings | | | unit |
|--------------------------|--------|--|------------|------------|---------|------|------|---------|
| | | | | | min. | typ. | max. | |
| 'H' level input current | IIH | $\overline{HS}/CFIN, DATA, SCKIN, \overline{CE}, IOC$ | VIN=VDD | 4.5 to 5.5 | | | 1 | μA |
| 'L' level input current | IIL | $\overline{HS}/CFIN, DATA, SCKIN, \overline{CE}, IOC$ | VIN=VSS | 4.5 to 5.5 | -1 | | | |
| 'H' level output voltage | VOH | LN26, SLICE, O/ \overline{E} /CFOUT, $\overline{HS}/CFIN$ | IOH=-4mA | 4.5 to 5.5 | VDD-1.2 | | | V |
| 'L' level output voltage | VOL | LN26, DATA, O/ \overline{E} /CFIN, $\overline{HS}/CFIN, SLICE$ | IOL=10mA | 4.5 to 5.5 | | | 1 | |
| Input clamp voltage | VCLM P | CVIN | | 5.0 | 2.3 | 2.5 | 2.7 | |
| Clamp input current | CII | CVIN | CVIN=3V | 5.0 | 5 | 10 | 18 | μA |
| Clamp output current | COI | CVIN | CVIN=2V | 5.0 | -120 | -70 | -30 | |
| Power dissipation | IDD | VDD1, VDD2 | | 4.5 to 5.5 | | 8 | 20 | mA |

4. Serial Input/Output Characteristics at Ta=-30°C to +70°C, VSS=0V

| | Parameter | Symbol | Pins | Conditions | VDD[V] | Ratings | | | unit |
|---------------|-----------------------|--------|-------|--|------------|---------|------|------|---------|
| | | | | | | min. | typ. | max. | |
| Serial clock | Cycle | tCKCY | SCKIN | Refer to figure 3 | 4.5 to 5.5 | 1 | | | μs |
| | 'L' Level pulse width | tCKL | SCKIN | Refer to figure 3 | 4.5 to 5.5 | 0.5 | | | |
| | 'H' Level pulse width | tCKH | SCKIN | Refer to figure 3 | 4.5 to 5.5 | 0.5 | | | |
| | Set up time | tICK | SCKIN | •Applied to \overline{CE} falling edge. •Refer to figure 3 | 4.5 to 5.5 | 1 | | | |
| Serial input | Data set up time | tIDO | DATA | •Applied to SCKIN rising edge. •Refer to figure 3 | 4.5 to 5.5 | 0.1 | | | |
| | Data hold time | tHDO | | | 4.5 to 5.5 | 0.1 | | | |
| Serial output | Output delay | tODT | DATA | •Applied to SCKIN falling edge. •Use external 1k Ω pull-up resistor. •Refer to figure 3 | 4.5 to 5.5 | | | 0.5 | |

Table 1. Ceramic resonator constants

| Type of oscillation | Maker | Resonator | C1 | C2 |
|----------------------------|--------|-----------|-------|-------|
| 503kHz ceramic oscillation | Murata | CSB 503E9 | 150pF | 150pF |

* Both C1 and C2 must be use K rank ($\pm 10\%$) and SL characteristics.

- (Notes)
- Please place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length since the circuit pattern affects the oscillation frequency.
 - If you use other oscillators herein, we provide no guarantee for the characteristics.




Figure 1 Ceramic resonator oscillation




Figure 2 Oscillation stable time period





Figure 3 Serial output test condition

Slice line selection

<Input timing of slice selection data>



Slice line selection data is sent to the LC7454 in serial format . When sending the data to LC7454, the IOC terminal has to be 'L' level (It will change the Data line to the input mode). The data has to be transmitted after sensing the LN26 signal. Before sending the data, set the CE terminal to the 'L' level. Each bit of the data has to be changed at the falling edge of the SCKIN and the data is captured into the LC7454 at raising edge of the SCKIN signal.

<Selection of slice line>

Maximum of 5 lines between line 10 and 25 can be selected at a time in a field. The LC7454 can slice 1x and 2x data format signals.

Each D0 to D15 corresponds to line 10 to line 25. Set specific bit to 'H' to select the corresponding line.


Example: To select 15, 18, 19, 21 and 23 lines

Send D0 - D15 = [0000010011010100]

Note: If more than 6 line are selected, data extraction will be made on the first 5 lines. The data on the 6th line and after are not extracted.


The new data sent to the LC7454 takes effects from the next field.

Data output timing



<16 bit data judgment buffer>

The data judgment buffer includes the data which indicates the existence of the Index Plus + format data and data rate (1x or 2x). Bit 0 to 4 contain the existence of the signal and bit 8 to 15 contain the data rate. Bit 7 contains the field information (Odd or Even). The following table shows functions of each bit.



b0 to b7 : Existence of 1x or 2x data format.

| Bit | Contents | Note |
|----------|---|--|
| b0 | 0 : Data do not exist on the first selected line. 1 : Data exist on the first selected line. | '0' if no line is selected. |
| b1 | 0 : Data do not exist on the second selected line. 1 : Data exist on the second selected line. | '0' if one or less line is selected. |
| b2 | 0 : Data do not exist on the third selected line. 1 : Data exist on the third selected line. | '0' if two or less line is selected. |
| b3 | 0 : Data do not exist on the fourth selected line. 1 : Data exist on the fourth selected line. | '0' if three or less line is selected. |
| b4 | 0 : Data do not exist on the fifth selected line. 1 : Data exist on the fifth selected line. | '0' if four or less line is selected. |
| b5 b6 | NOT USE always "0" | |
| b7 | 0 : Even field 1 : Odd field | |

b8 to b15 : Data format judgment on the selected line.

| Bit | Contents | Note |
|-------------------|--|--|
| b8 | 0 : 1x data format on the first line. 1 : 2x data format on the first line. | '0' if no line is selected. |
| b9 | 0 : 1x data format on the second line. 1 : 2x data format on the second line. | '0' if one or less line is selected. |
| b10 | 0 : 1x data format on the third line. 1 : 2x data format on the third line. | '0' if two or less line is selected. |
| b11 | 0 : 1x data format on the fourth line. 1 : 2x data format on the fourth line. | '0' if three or less line is selected. |
| b12 | 0 : 1x data format on the fifth line. 1 : 2x data format on the fifth line. | '0' if four or less line is selected. |
| b13 b14 b15 | NOT USE always "0" | |


*If neither 1x nor 2x data are sensed on the selected line, these bits become '0'.

*16 bit data judgment buffer is cleared at the next line 10 as well as 32 bit data output buffer 1-5.


*Even though the data judgment buffer indicates the existence of the data, it is recommended that the existence of the data should be verified by checking the parity bit of the data.

Applications (Mode 1)

DIP18




MFP20




Applications (Mode 2)

DIP18




MFP20




Applications (Mode 3)

DIP18



MFP20



memo:

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 2000. Specifications and information herein are subject to change without notice.