Quad Driver Incl. Short-Circuit Signaling

FZL 4145 D

Bipolar IC

Features

- Short-circuit shutdown with clock generator
- Four driver circuits for controlling power transistors
- Overload and short-circuit signaling



Туре	Ordering Code	Package
FZL 4145 D	Q67000-H8437	P-DIP-18-1

General Description

The IC comprises four driver circuits capable of driving power transistors for high output currents. The output transistors are protected against short-circuit to ground and supply voltage. The input threshold can be adjusted between 1.5 V and 7 V. Overload or short-circuit failure at an output will be indicated at pin SQ (signaling output).

Functional Description

Each driver circuit has one active high driver input DI and a common enable input (ENA) (active high) is provided for all stages. The (Q) outputs are designed to drive the output transistors. The load current is sampled via pin W. If the load current exceeds the preset value, the output stage switches off. Switching-on again is provided by the built-in clock generator. Its operation requires an external capacitor C_T at pin C. If C_T is bridged by a break-key, switching on can only be carried out by operating a key. The duty cycle of the clock generator is 1:50 (e.g. 40 μ s/2 ms with C_T = 33 nF).

In case of overcurrent or short-circuit failure at any output stage the signaling output (SQ) will go low. In clock-governed operation (i.e. when there is automatic switching on by the clock and not by a key), SQ goes high and low at the clock rate as long as a short-circuit or overload exists. SQ is an open-collector output.

Unused W pins must be connected to $V_{\rm s}$. Open W pins would simulate a short-circuit and activate the signaling output.

Pin Configuration (top view)





Block Diagram

The switching threshold at inputs DI and ENA can be adjusted between 1.5 V and 7 V via connection TS:

$V_{\rm TS} = 0 \rm V;$	input threshold = 1.5 V (for 5 V logic)
$V_{\rm TS}$ = 0 to 5 V;	input threshold = V_{TS} + 1.5 V
$V_{\text{TS}} = V_{\text{S}}$:	input threshold = 7 V (for 12/15 V and 24/28 V logic)

If the output is disabled due to the logic states of inputs DI or ENA this disable is effective over the total supply voltage range between $V_{\rm S}$ = 0 V and $V_{\rm S}$ = 35 V.

The inputs are protected with clamp diodes.

Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	Vs	- 0.3	35	V	
	$V_{\sf S}$	- 0.3	45	V	100 ms duration, 1 s interval
Input voltage at DI and ENA	$V_{DI, ENA}$	- 0.3	35	V	1)
Voltage at TS and SQ	$V_{TS, SQ}$	- 0.3	45	V	
Output voltage V_{Q} and voltage at C	$V_{\sf Q}$, $V_{\sf C}$	- 0.3	Vs	V	
Voltage at W	V_{W}	$V_{\rm S}-5$	Vs	V	3)
Input current at DI and ENA	$I_{DI, ENA}$	- 3	1	mA	2)
	$I_{\rm DI, ENA}$	- 6	2	mA	²⁾ 100 ms duration, 1 s interval
	$I_{DI, ENA}$	- 6	5	mA	²⁾ 100 μs duration, 1 ms interval
Output current at SQ	$I_{\rm SQ}$		8	mA	
Power dissipation of					
all input diodes	$P_{\rm tot}$		50	mW	
Storage temperature Thermal resistance	$T_{ m stg}$	- 65	125	°C	
system - air	$R_{ m th~SA}$		65	K/W	
system - case	$R_{\rm th \ SC}$		45	K/W	

Operating Range

Supply voltage for input threshold	V	4.5	25		V - OV
1.5 V	Vs	4.5	35	V	$V_{TS} = 0 V$ $V_{TS} = 0 V$ to 5 V
1.5 V to 6.5 V	Vs	V _{TS} + 4.5	35	V	$V_{\rm TS} = 0 {\rm V}$ to 5 V
7 V	Vs	10	35	V	$V_{\rm TS} = V_{\rm S}$
Ambient temperature	T _A	- 25	85	°C	

Notes: ¹⁾ $V_{\text{DI, ENA}} > 35$ V requires a protective resistor before DI, ENA. ²⁾ $V_{\text{DI, ENA}}$ may increase to more than 35 V during current nodes. ³⁾ Unused W connections must be connected to V_{S} .

Characteristics

Supply voltage 4.5 V $\leq V_{\rm S} \leq$ 30 V

Parameter	Symbol	Limit Values			Unit	Test
		min.	typ.	max.		Condition
Supply current	Is		6	8.5	mA	$V_{\rm ENA}$ = 0 V, $V_{\rm W}$ = $V_{\rm S}$
H-input voltage at DI, ENA H-input voltage at DI, ENA L-input voltage at DI, ENA L-input voltage at DI, ENA		2 8		0.7 6	V V V V	$V_{TS} = 0 V$ $V_{TS} = V_{S}$ $V_{TS} = 0 V$ $V_{TS} = V_{S}$
Input current at DI, ENA	$I_{DI, ENA}$	50		200	μΑ	$0.5 \text{ V} \le V_{\text{DI, ENA}} \le 30 \text{ V}$
L-output voltage at SQ	$V_{\rm SQL}$			0.5	V	$I_{SQ} = 5 \text{ mA}$
Output current available ¹⁾	I _Q I _Q	1.5 1.7	2.5		mA mA	$V_{Q} = V_{S} - 1.5 V$ $T_{A} = 0 ^{\circ}C$ $V_{Q} = V_{S} - 1.5 V$
Current from TS	$-I_{\rm TS}$		2	10	μA	$V_{\rm TS} = 0 \rm V$
Switching threshold at W	V_{W}	V _S – 0.6	V _S – 0.5	$V_{\rm S}$ – 0.4	V	
Current in W Current from C Current in C	$ I_{W} - I_{C} \\ I_{C} $	12 0.6	20 1	100 34 1.7	μΑ μΑ mA	$T_{\rm A}$ = 20 °C $T_{\rm A}$ = 20 °C
Upper switching threshold at C Lower switching	V _{CU}	1.6	2.1	1.7	V	<i>T</i> _A = 20 °C
threshold at C Saturation voltage at T^{2}	$V_{ m CL}$ $V_{ m QR}$	0.6	0.9 V _S -0.3	1.2	V V	$T_{A} = 20 \text{ °C}$ $V_{W} = V_{S} - 2 \text{ V},$ $I_{Q} = 0$
H-output voltage	V_{QH}	V _s – 0.25	V _s – 0.02		V	$V_{\rm ENA} = 0 \rm V$

¹⁾ The actual output current is typically 0.5 mA higher, a value which is required as current for the short-circuit protection. However, only the value specified above is available to drive the external output transistors.

²⁾ See block diagram



Schematic Circuit Diagram of One Stage



Mode of Operation: Switching-ON again after Overload with Key H



Mode of Operation: Automatic Switching-ON again after Overload

Typical Application Circuits

The load conditions at Q depend on the permissible power dissipation of the used power transistors. The pulsed power dissipation in case of a short circuit must be observed.

In order to suppress oscillations of the power stage in case of a short circuit, a capacitor C at Q1 to Q4 is necessary if e.g. fast switching transistors are used.

Typical value X of C: approx. 20 nF.

The output circuit 1 is suited for currents up to approx. $I_Q = 100$ mA.

The output circuit 2 and 3 are suited for currents up to approx. $I_Q = 2$ A. A minimum power dissipation can be achieved with circuit 3.

A break key in parallel to C_{T} allows a manual switch-on in case of short-circuit.



 $R_{\rm P}$ = Precision resistor (current measurement)

 $C_{\rm T} = 0.8 \, {\rm x} \, t_{\rm p} \, ({\rm nF}, {\rm \mu s})$

*t*_p = Short-circuit current pulse length

Note: Circuit 1 does not permit a capacitor between Q1 and Q4 and the collector. Circuit 2 does not permit a capacitor between Q1 and Q4 and base or emitter, respectively.

Otherwise too high current spikes would arise in case of a short circuit.