

# **Description**

The µPD27C256A is a 262,144-bit ultraviolet erasable and electrically programmable read-only memory fabricated with double-polysilicon CMOS technology. The device is organized as 32K words by 8 bits and operates from a single +5-volt power supply.

The µPD27C256A has a single-location programming feature, three-state outputs, fully TTL-compatible inputs and outputs, and a program voltage (V<sub>PP</sub>) of 12.5 volts.

The µPD27C256A is available in a cerdip package with a quartz window as an ultraviolet (UV) erasable EPROM.

### **Features**


- ☐ 32K-word by 8-bit organization
- ☐ Ultraviolet erasable and electrically programmable
- Single location programming
- ☐ High-speed programming
- ☐ Low power dissipation
  - 165 mW (active)
  - 550 μW (standby)
- ☐ TTL-compatible I/O for reading and programming
- ☐ Single +5-volt power supply
- ☐ JEDEC vendor identification
- ☐ Double-polysilicon CMOS technology
- ☐ 28-pin cerdip packaging

# **Ordering Information**

Part Number	Access Time (max)	Package			
μPD27C256AD-15	150 ns	28-pin cerdip			
D-20	200 ns				

# **Pin Configuration**

# 28-Pin Cerdip




# Pin Identification

Symbol	Function
A <sub>0</sub> -A <sub>14</sub>	Address inputs
0 <sub>0</sub> -0 <sub>7</sub>	Data outputs
	Chip enable
0E	Output enable
GND	Ground
V <sub>CC</sub>	+5-volt power supply
V <sub>PP</sub>	Program voltage



### **Block Diagram**



# **Absolute Maximum Ratings**

-0.6 to +7.0 V
-0.6 V to V <sub>CC</sub> + 0.6 V
-0.6 V to V <sub>CC</sub> + 0.6 V
−25 to 85°C
-65 to 125°C
-0.6 to +13.0 V
-0.6 to +13.5 V

### Note:

(1)  $V_{IN} = -3.0 \text{ V min for 20 ns pulse.}$ 

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

# Capacitance

T<sub>A</sub> =25°C; f = 1 MHz (Note 1)

Parameter			Limita	,		
	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	CIN		4	6	ρF	V <sub>IN</sub> = 0 V
Output capacitance	C <sub>OUT</sub>		8	12	pF	V <sub>OUT</sub> = 0 V

### Notes:

(1) This parameter is sampled and not 100% tested.

### **DC Characteristics**

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC}$ 

			Limi	ts		Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	
Read and Star	ndby M	odes				
Output voltage, high	V <sub>OH</sub>	2.4			٧	$I_{OH} = -400  \mu A$
Output voltage, low	V <sub>OL</sub>			0.45	٧	$I_{OL} = 2.1 \text{ mA}$
Input voltage, high	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 0.3	٧	· _
Input voltage, low	VIL	-0.3		0.8	٧	
Output leakage current	ILO			10	μΑ	OE = V <sub>IH</sub> ; V <sub>OUT</sub> = 0 V to V <sub>CC</sub>
Input leakage current	ILI			10	μΑ	V <sub>IN</sub> = 0 V to V <sub>CC</sub>
Operating supply current	ICCA1			30	mA	$\overline{CE} = V_{IL};$ $V_{IN} = V_{IH}$
Operating supply current	I <sub>CCA2</sub>			30	mA	f = 5 MHz; l <sub>OUT</sub> = 0 mA
Standby supply current	I <sub>SB1</sub>			1	mΑ	$\overline{CE} = V_{IH}$
	I <sub>SB2</sub>		1	100	μΑ	$\overline{CE} = V_{CC}$
Program voltage current	I <sub>PP1</sub>		1	100	μΑ	$V_{PP} = V_{CC}$

# **DC Characteristics (cont)**

 $T_A = 25 \pm 5$  °C;  $V_{CC} = +6 \pm 0.25$  V;  $V_{PP} = +12.5 \pm 0.3$  V

			Limita	:		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Program, Pro	gram Vo	erify, a	nd i	Progra	m In	hibit Modes
Output voltage, high	V <sub>OH</sub>	2.4	,		٧	$I_{OH} = -400  \mu A$
Output voltage, low	V <sub>OL</sub>			0.45	٧	$I_{0L} = 2.1 \text{ mA}$
Input voltage, high	V <sub>IH</sub>	2.0	٧	<sub>CC</sub> + 0.3	٧	
Input voltage, low	V <sub>IL</sub>	-0.3	3 0.8		٧	
ID read voltage	V <sub>ID</sub>	11.5		12.5	٧	
Input leakage current	ILI			10	μΑ	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
Operating supply current	Icc			30	mΑ	
Program voltage current	I <sub>PP2</sub>			30	mA	<u>CE</u> = V <sub>IL</sub> ; OE = V <sub>IH</sub>



# **AC Characteristics**

 $T_A = 0$  to +70°C;  $V_{CC} = +5$  V ±10%;  $V_{PP} = V_{CC}$ 

			Lin	nits			
Parameter	Symbol	μP027C256A-15		μPD27C256A-20		,	
		Min	Max	Min	Max	Unit	Test Conditions (Note 2)
Read and Standby Modes							
Address to output delay	tACC		150		200	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	t <sub>CE</sub>		150		200	ns	ŌE = V <sub>IL</sub>
OE low to data output delay	t <sub>OE</sub>		75		75	ns	CE = VIL
OE high to data output float delay	t <sub>DF</sub>	0	60	0	60	ns	CE = V <sub>IL</sub>
Address to output hold time	tон	0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$

#### Notes:

 See figure 1 for output load; input rise and fall times = 0.45 V to 2.4 V; input and output timing measurement levels = 0.8 V and 2.0 V.

# **AC Characteristics (cont)**


 $T_A = 25 \pm 5$  °C;  $V_{CC} = +6 \pm 0.25$  V;  $V_{PP} = +12.5 \pm 0.3$  V

			Limi	ls		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Program, Pro	gram Ve	rify, a	nd P	rogran	n Inhi	bit Modes
Address setup time	tas	2			μS	(Note 1)
Data setup time	tos	2			μ\$	(Note 1)
Address hold time	t <sub>AH</sub>	2			μS	(Note 1)
Data hold time	t <sub>DH</sub>	2			μS	(Note 1)
Output enable to output float delay	t <sub>DF</sub>	0		130	ns	(Note 1)
V <sub>PP</sub> setup time	tvps	2			μS	(Note 1)
Program pulse width	t <sub>PW</sub>	0.95	1	1.05	ms	(Note 1)
V <sub>CC</sub> setup time	tvcs	2			μS	
OE setup time	toes	2			μS	(Note 1)
Overprogram pulse width	t <sub>OPW</sub>	2.85		78.75	ms	
Data valid from OE	<sup>t</sup> OE			150	ns	

### Notes:

(1) Input pulse levels = 0.45 V to 2.4 V; input and output timing reference levels = 0.8 V and 2.0 V; input rise and fall times = 20 ns.

Figure 1. Loading Conditions Test Circuit



# **Truth Table**

Mode	ČE (20)	OE (22)	Ag (24)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	Outputs (11-13, 15-19)
Read	V <sub>IL</sub>	V <sub>IL</sub>	Х	V <sub>CC</sub>	V <sub>CC</sub>	D <sub>OUT</sub>
Read disable	V <sub>IL</sub>	ViH	Х	V <sub>CC</sub>	VCC	High-Z
Standby	V <sub>IH</sub>	Х	Х	Vcc	VCC	High-Z
Program	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>PP</sub>	VCC	D <sub>IN</sub>
Program verify	VIH	VIL	Х	V <sub>PP</sub>	VCC	D <sub>OUT</sub>
Program inhibit	VIH	VIH	Х	V <sub>PP</sub>	Vcc	High-Z
ID read	V <sub>IL</sub>	VIL	V <sub>ID</sub>	V <sub>CC</sub>	V <sub>CC</sub>	D <sub>OUT</sub>

#### Notes

(1) X can be either VIL or VIH.



# **Programming Operation**

# **High-Speed Programming Mode**

Begin programming by erasing all data; this sets all bits at a high logic level (1). To enter data, program a low-level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the eight output pins. Raise  $V_{CC}$  to +6 ±0.25 V; then raise  $V_{PP}$  to +12.5 ±0.3 V.

Apply a 1-ms ( $\pm 5\%$ ) program pulse to  $\overline{\text{CE}}$  as shown in the programming portion of the timing waveform. Verify the bit prior to making a program/no-program decision. If the bit is not programmed, apply another 1-ms pulse to  $\overline{\text{CE}}$ , up to a maximum of 25 times. If the bit is programmed within 25 tries, apply an additional overprogram pulse of 3x ms (where "x" equals the number of tries) and input the next address. If the bit is not programmed in 25 tries, reject the device as a program failure.

After all bits are programmed, lower both  $V_{CC}$  and  $V_{PP}$  to +5 V ±10% and verify all data again.

# **Programming Inhibit Mode**

Use the programming inhibit mode to program multiple  $\mu$ PD27C256As connected in parallel. All like inputs (except  $\overline{CE}$ , but including  $\overline{OE}$ ) may be common. Program individual devices by applying a low-level (0) TTL pulse to the  $\overline{CE}$  input of the device to be programmed. Applying a high level (1) to the  $\overline{CE}$  input of the other devices prevents them from being programmed.

# **Program Verify Mode**

To verify that the device was correctly programmed, set  $\overline{OE}$  at logic level 0. To verify data on multiple  $\mu\text{PD27C256As}$  connected in parallel with a common  $\overline{OE}$  input applied to all devices, first reduce  $V_{PP}$  to  $V_{CC}$ . Then the normal read mode can be used with a logic level 0 applied to the  $\overline{CE}$  input of the device to be verified. Apply a logic level 1 to the  $\overline{CE}$  input of all other devices.

### **Erasure**


Erase data on the µPD27C256A by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by ultraviolet rays of 254 nm. A lighting level of 15 W-sec/cm<sup>2</sup> (min) is required to completely erase written data (ultraviolet ray intensity multiplied by exposure time).


An ultraviolet lamp rated at 12,000  $\mu$ W/cm<sup>2</sup> takes approximately 15 to 20 minutes to complete erasure. Place the  $\mu$ PD27C256A within 2.5 cm of the lamp tubes. Remove any filter on the lamp.

# **Timing Waveforms**

#### Read Mode



#### .....



8-4