# Read / Write amplifier for FDD BH6628AFS

The BH6628AFS is a 4-mode read/write IC designed for floppy disk drives and has an active filter that can be set according to transfer rate. Any of multiple write current settings can be selected, and inner track/outer track switching is done internally.

# Applications

Floppy disk drives (1MB, 1.6MB and 2MB)

# Features

- Internal active filter with multiple settings that can be selected for multiple Q and fo.
- Time domain filter that is internally switchable according to transfer rate.
- Any of multiple write current settings can be selected, and inner track/outer track switching is done internally.

# ● Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	+7	٧
Operating temperature	Topr	0~+70	°C
Storage temperature	Tstg	<b>−55∼</b> +125	°C
Digital input voltage	VI	-0.5∼Vcc+0.3	V
RW pin voltage	VRW	+15	V
LVS output voltage	VLVS	Vcc+0.3	V
ED pin voltage	VER	Vcc+0.3	V
Power dissipation	Pd	650 *	mW


<sup>\*</sup> Reduced by 6.5mW for each increase in Ta of  $\,1^\circ\!\!\mathrm{C}\,$  over 25 $^\circ\!\!\mathrm{C}\,.$ 

### • Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	4.5	5.0	5.5	V



# Block diagram



# Pin descriptions and input/output circuits

Pin No.	Pin name	Equivalent circuit	Function
1	wcc	Voc The state of t	For connecting the write current adjustment resistor  Connect the write current adjustment resistor between this pin and Vcc  Setting this pin to the low level during reading switches MONI to differentiator output
2	Vcc		Power supply pin
3	RW00	3 6	Active when SIDE0 and the read/write head connecting pin (pin 15, XS1) is at the high level (side 0)
4	RW01		Starts at RW00 during the start of writing (from reading to writing)
5	RW10		Active when the read / write head connecting pin (pin 15, XS1) is at the low level (side 1)
6	RW11		Starts at RW10 during the start of writing (from reading to writing)
7	ED0	Vcc 7	Side 0 erase current sink
8	ED1	8	Side 1 erase current sink

Pin No.	Pin name	Equivalent circuit	Function
9	XHD	Vcc → \$100k →	1 MB/2 MB selector High = 1 MB Low = 2 MB
10	F2	Voc	1.6 MB drive selector Selector signal high level = active High = 1.6 MB drive, low = 2 MB drive
11	XTR2	10 11 12	Inner track / outer track position setting Controls the write current
12	XTR1 (XSWF)		Inner track / outer track position setting Controls the filter and write current
13	XWG	Vcc 30k 30k	Write enable gate (Schmidt input) Low = active
14	XEG	Vcc \$100k	Erase enable gate (Schmidt input) Low = active
15	XS1	30k	Head / side switching signal Low = active (Schmidt input) High = side 0, low = side 1

Pin No.	Pin name	Equivalent circuit	Function
16	DGND		Digital ground
17	RDO	Vcc	Read data output TTL high level = active
18	XWD	Vcc	Write data input Operates at falling edge (Schmidt input)
19	FILC	20k 20k 56k	Filter control (fo, Q) Used to switch filter cutoff frequency
20	PS	Vcc 30k 30k 7777	Power save selector High = active

Pin No.	Pin name	Equivalent circuit	Function
21	XLVS	21	Open collector output when low level voltage is detected Switches to low level when Vcc drops below the specified voltage
22	MONI	Vcc 250 \$ 250 \$ 222	Preamplifier output and differentiator output monitoring  Monitor is switched with pin 1 (WCS)
23	AGND		Analog ground
24	RCC	V <sub>CC</sub> V <sub>CC</sub> 24	Filter (LPF, BPF) cutoff frequency and TDF 1st M/M pulse width setting resistor connection

# ullet Electrical characteristics (unless otherwise noted, Ta = 25°C, Vcc = 5V) Supply current

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Current dissipation, Standby	ICCST	_	284	400	μΑ	*1
Current dissipation, Read	ICCR	_	28	42	mA	*1
Current dissipation, Write	ICCW	_	8.5	15	mA	*2

<sup>\*1</sup> RRCC=2.0 [k $\Omega$ ] (XHD=H, XWG=XEG=H, FILC=H or L)

# Low level voltage detection circuit

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Threehold veltage 4	VTH1+	_	4.05	4.30	٧	When power supply voltage rises, internal LVS goes into write protect
Threshold voltage 1	VTH1-	3.60	3.85	4.10	٧	When power supply voltage falls, internal LVS goes into write protect
Thursday Id walks as 0			4.15	٧	When power supply voltage rises, external LVS	
Threshold voltage 2	VTH2-	3.45	3.70	3.95	٧	When power supply voltage falls, external LVS
Hysteresis voltage	VH	50	-	-	mV	
Output low level voltage	VOL	_	-	0.40	٧	Vcc=2.5 [V] IOL=0.2 [mA]
Output leakage current	IOH	_	_	10	μΑ	

# Recovery time

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
POWER·SAVE→READ	TR2	_	_	500	μS	by PS
READ→ERASE	TR3	_	_	6	μS	by XEG
READ→WRITE	TR4	_	_	4	μS	by XWG
WRITE→READ	TR5E	_	_	20	μS	by XEG
WHITETHEAD	TR5W	_	_	160	μS	by XWG
SIDE0↔SIDE1	TR6	_	_	40	μs	by XS1
1MB↔2MB	TR7	_	_	40	μs	by XHD
1.6 MB model↔2 MB model	TR8	_	_	40	μS	by F2
Inner track ↔ outer track	TR9	_	_	40	μS	by XTR1
Write current switch	TR10	_	_	40	μS	by XTR2

<sup>\*2</sup> RWCC=2.4 [k $\Omega$ ] (2 MB inner track, XTR2=H time, except IWR and IER)

# Preamplifier

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Voltage gain (1)	GVD1	43	46	49	dB	f=125[kHz], VIN=2.5[mV <sub>P-P</sub> ] (XTR1=L) (differential)
Voltage gain (2)	GVD2	46	49	52	dB	f=125[kHz], VIN=2.5[mV <sub>P-P</sub> ] (XTR1=H) (differential)
SIDE 0 ↔SIDE 1 cross talk	GCTLK	50	_	-	dB	f=125[kHz], VIN=100[mV <sub>P-P</sub> ] (differential)*3
Differential input resistance	RID	3.55	4.7	5.85	kΩ	Input resistance 8.0 [kΩ] // damping resistance 11.5 [kΩ]
Input conversion noise voltage	VN	_	2.5	3.7	μVrms	f=500[Hz]~1[MHz]
Input sink current	ISINK	_	180	_	μΑ	
Differential input voltage tolerance amplitude (1)	VIN1	_	_	5.0	mV <sub>P-P</sub>	5% distortion (sine wave input) (XTR1=L)
Differential input voltage tolerance amplitude (2)	VIN2	_	_	3.5	mV <sub>P-P</sub>	5% distortion (sine wave input) (XTR1=H)
Common mode rejection ratio	CMRR	50	_	-	dB	f=125[kHz], VIN=100[mVP-P] *3
Power supply rejection ratio	PSRR	40	_	_	dB	f=250[kHz], VIN=100[mV <sub>P-P</sub> ] *3

# Preamplifier - L.P.F. - differentiator (B.P.F.)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Filter time constant accuracy	EFIL	-10	_	+10	%	*3
Preamplifier - L.P.F. - differentiator, total gain (1)	GVDD1	39.5	43.5	47.5	dB	f=250[kHz], VIN=2.5[mV <sub>P-P</sub> ] (differential) (2 MB set up, XTR1=L, FILC=H)
Preamplifier - L.P.F. - differentiator, total gain (2)	GVDD2	43.5	47.5	51.5	dB	f=250[kHz], VIN=2.5[mV <sub>P-P</sub> ] (differential) (2 MB set up, XTR1=L, FILC=H)
Differentiator output peaking frequency setting range	fo	0.1	_	0.5	MHz	Defined according to typical value in the setting

<sup>\*3</sup> RRCC=2.0 [k $\Omega$ ]  $\langle XHD=L, XTR1=H, F2=L, FILC=H \rangle$ 

# Comparator and waveform shaping

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
TDF M/M pulse width accuracy (1)	TDF1	-10	_	+10	%	XHD=H, F2=L (Typ.: 2145[ns]) f=62.5[kHz]~125[kHz] *4
TDF M/M pulse width accuracy (2)	TDF2	-10	_	+10	%	XHD=H, F2=H (Typ.: 1780[ns]) f=62.5[kHz]~125[kHz] *4
TDF M/M pulse width accuracy (3)	TDF3	-10	_	+10	%	XHD=L, F2=H/L (Typ.:1110[ns]) f=125[kHz]~250[kHz] *4
RD pulse width	TRD	270	400	530	ns	Judgement level 1.5 [V]
Rise time	TTLH	_	-	70	ns	Rise time for 0.4 [V] - 2.0 [V]
Fall time	TTHL	_	_	70	ns	Fall time for 2.0 [V] - 0.4 [V]
Peak shift	P. S.	_	_	1.0	%	f=250[kHz] , VIN=1[mV <sub>P-P</sub> ] (differential)
Output low level voltage when loaded	VOL	_	_	0.4	٧	IOH=0.2[mA]
Output high level voltage when loaded	VOH	2.7	_	_	٧	IOH=-15[ μA] *5

<sup>\*4</sup> RRCC=2.0  $[k\Omega]$ 



<sup>\*5</sup> Rise level from 0.4 [V] to 70 [ns]

# Write circuit

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Write current adjustment range	IWR	2.0	_	20	mA0-P	
Write current accuracy	ACIW	-7.0	_	+7.0	%	*6
Write current pairability	△IWR	-1.0	_	+1.0	%	RWCC=2.0[kΩ]
Write current supply voltage dependency	PSIW	-4.0	-0.8	+3.0	%/V	RWCC=2.0[kΩ]
Output saturation voltage	VSATRW	_	0.4	1.0	٧	IWR=12[mA]
Off state lankage current	ILKRW1	_	_	20	μΑ	Unselected side
Off-state leakage current	ILKRW2	_	_	50	μΑ	Selected side
Minimum write data pulse width	TWD	70	_	_	ns	
Write current inner / outer track ratio accuracy	e current inner / outer track ratio accuracy ACIWTR ±10×(1-setting ratio)		%	*7		
Damping resistance accuracy	ACDR	-25	_	+25	%	8 [k $\Omega$ ] when writing//damping resistance 11.5 [k $\Omega$ ]

 $<sup>*6\</sup> RWCC{=}2.0\ \left[ k\Omega \right]$  , adapted for desired setting of XTR1 / XTR2

# Erase output

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Erase current adjustment range	IER	_	_	40	mA	
Output saturation voltage	VSATER	_	0.2	0.6	V	IER=40[mA]
Output leakage current	IOH	_	_	10	μΑ	When OFF, ED0=ED1=Vcc

# Logic input

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input high level voltage	VIH	2.0	_	_	٧	Except FILC
Input low level voltage	VIL	_	_	0.8	٧	Except FILC
Input voltage hysteresis	VH	0.15	_	_	٧	Applicable to pins XWD, XWG, XEG, XS1
Input low level current	IIL	_	50	100	μΑ	Vcc=5[V], VIL=GND Applicable to pins XWG, XEG, XHD
	VIH	4.2	_	_	٧	Applicable to FILC
	VIM	2.0	2.5	3.0	٧	Applicable to FILC
Tri-state interface	VIL	_	_	0.8	٧	Applicable to FILC
	IIH	_	89	133	μΑ	Vcc=5[V], VIH=Vcc, Applicable to FILC
	IIL	_	89	133	μΑ	Vcc=5[V], VIL=GND, Applicable to FILC

<sup>\*7</sup> Error in setting ratio (reference: XRT1 / XRT2=L)

# Read characteristics

		Density			11	ИB		1.6MB		2MB	
	Т	ransfer rate	FILC 250[kbps] 300[kbps]			500[I	500[kbps]		500[kbps]		
	Mode	XHD	NO CARE	HIGH		HIGH		LOW		LOW	
Input	IVIOUE	F2	NO CARE	LOW		HIGH		HIGH		LOW	
드	Track	XTR1 (XSWF)	NO CARE	Outer track LOW	Inner track HIGH						
		fo [kHz]	HIGH	168	182	201	216	349	403	349	373(C)
Ħ	Filter		OPEN	152	167	181	199	332	382	349	376(B)
Output	riitei		LOW	168	182	201	216	349	403	349	376(B)
		Characteristics (*1)	NO CARE	(D)	(A)	(D)	(A)	(D)	(A)	(D)	Described above
	TDF	[nSEC]	NO CARE	21	45	17	80	11	10	11	10

<sup>\*1 (</sup>A) Butterworth characteristics (B) Chebyshev's characteristics (C) High ripple Chebyshev's characteristics (D) Low Q Butterworth characteristics Refer to filter characteristics

(However, RRCC=2.0 [kΩ])

Total filter peak frequency setting

$$f_0 = a / (RRCC [k\Omega] + 0.09) [kHz]$$

FILC	"H"	"OPEN"	"L"	
a =	351	318	351	250 [kbps] outer track
	380	353	380	250 [kbps] inner track
	420	378	420	300 [kbps] outer track
	451	416	451	300 [kbps] inner track
	729	694	729	500 [kbps] outer track (when F2 = H)
	842	807	842	500 [kbps] inner track (when F2 = H)
	729	729	729	500 [kbps] outer track (when F2 = L)
	780	786	786	500 [kbps] inner track (when F2 = L)

TDF time constant setting

250 [kbps] : T = 796  $\times$  RRCC [k $\Omega$ ] +607 [ns] 300 [kbps] : T = 614  $\times$  RRCC [k $\Omega$ ] +552 [ns] 500 [kbps] : T = 331  $\times$  RRCC [k $\Omega$ ] +448 [ns]

# Write current switching ratio

	Track	Outer track $\leftarrow$			>Inner track
	XTR1	l	_	ŀ	1
	XTR2	L	Н	L	Н
	2MB	0.450	0.333	0.300	0.300
sity	1.6MB	0.450	0.383	0.333	0.333
Density	1MB (250kbps)	0.900	0.800	0.700	0.700
_	1MB (300kbps)	0.933	0.800	0.700	0.700

(Write current setting)

$$Iwr = \frac{24.0}{RWCC [k\Omega]}$$
 [mA]



# ●Filter characteristic






Fig. 1 PRE IN vs. DIFF OUT characteristics


Preamplifier - differentiator(B.P.F.) - L.P.F.




(A) [1 M/1.6 M inner track] Total characteristics peak frequency fo




(B) FILC="L" time [2 M inner track] Total characteristics peak frequency fo




(C) FILC="H" time [2 M inner track] Total characteristics peak frequency fo



(D) [1 M/1.6 M/2 M outer track] Total peak frequency fo



### Measurement circuit



# Circuit operation

### (1) Read

The input signal from the head coils from each side of the disc is amplified by the preamplifier and then differentiated. The filter time constant can be set externally. After differentiation, the differential output is input to the comparator. The time domain filter detects zero cross, and the output is converted to read data. The monostable multivibrator width can be set externally, while the read data pulse width is a constant 400ns.

# (2) Write

Input write data are converted to toggle movements by

the internal flip-flops, operating the write driver. The write driver current is supplied by the write current generator, but the externally set current can be controlled according to density and by selecting inner track/outer track.

### (3) Erase

An open collector output pin is used, and the erase current is set with a resistor between it and the head.

# (4) Power supply

When the low level voltage detector detects a drop in the supply voltage, writing and erasing are prohibited.

# Operation notes

- (1) Use a short pattern for Vcc, and a sufficiently wide AGND and DGND. Keep the impedance between Vcc and GND low by inserting a bypass capacitor.
- (2) Use a pattern that will minimize interference between digital signals and the head.

### Electrical characteristic curves




Fig. 3 Thermal derating curre




Fig. 4 Preamp voltage gain vs. ambient temperature




Fig. 5 Preamp voltage gain vs. power supply voltage




Fig. 6 Filter time constant (f<sub>0</sub>) vs. ambient temperature




Fig. 7 Filter time constant (fo) vs. power supply voltage





Fig. 8 TDF time constant vs. ambient temperature

Communication ICs BH6628AFS



12 11 10 10 1.6MB outer track mode RWCC=2.4kΩ 1.6MB outer track mode RWCC




Fig. 9 TDF time constant vs. power supply voltage

6 Vth+
Vth3 2 --25 0 25 50 75

THRESHOLD VOLTAGE: VTH2 (V)

Fig. 10 Write current vs. ambient temperature




Fig. 11 Write current vs. power supply voltage

Fig. 12 Low level detection voltage vs. ambient temperature

AMBIENT TEMPERATURE: Ta (℃)

Fig. 13 Write current vs. write current setting resistance

# External dimensions (Units: mm)

