

STK14C88-M

32K x 8 *AutoStore*™ nvSRAM High Performance CMOS Nonvolatile Static RAM MIL-STD-883

PRELIMINARY

FEATURES

- 35ns and 45ns SRAM Access Times
- "Hands-off" Store with 100μF Capacitor on Power Down
- Store to EEPROM Initiated by Hardware, Software or AutoStore™ on Power Down
- Recall to SRAM Initiated by Software or Power Restore
- 15mA Icc at 200ns Cycle Time
- Unlimited Recalls from EEPROM to SRAM
- 100,000 Store Cycles to EEPROM
- 10 Year Data Retention in EEPROM
- Single 5V ± 10% Operation

LOGIC BLOCK DIAGRAM

• 32 Pad LCC and 32 Pin 300 mil CDIP Packages

DESCRIPTION

The Simtek STK14C88-M is a fast static RAM with a nonvolatile, electrically-erasable PROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the *STORE* operation) can take place automatically on power down. Transfers from the EEPROM to the SRAM (the *RECALL* operation) take place automatically on restoration of power. Initiation of STORE and RECALL cycles can also be software controlled by entering specific read sequences. A Hardware *STORE* may be initiated with a single pin.

VCAP

Vss

Capacitor

Ground

PACKAGE DIAGRAMS

EEPROM ARRAY 512 x 512 **POWER** CONTROL STORE DECODER 27 | A₀ 26 | A₁₁ 26 | G 24 | NC 22 | G 22 | G 20 | DQ₀ 18 | DQ₀ 18 | DQ₀ 17 | DQ₀ STATIC RAM STORE/ RECÁLL LCC - HSB ARRAY RECALL CONTROL ROW I 512 x 512 SOFTWARE DQ_0 DETECT COLUMN I/O A₁₃ PIN NAMES DQ, BUFFERS DQ, COLUMN DEC A₀ - A₁₄ Address Inputs DQ₃ DQ₀ -DQ₇ Data In/Out DQ_4 Chip Enable (Low) NPUT DQ₅ w Write Enable DQ, \overline{G} Output Enable DQ, HSB Hardware Store Busy (I/O) Vccx Power (+5V)

0000916 665

8274887

ABSOLUTE MAXIMUM RATINGS^a

Voltage on input relative to V _{SS} 0.5V to (V _{CC} +	
Voltage on DQ ₀₋₇ or HSB0.5V to (V _{CC} +	0.5V)
Temperature under bias55°C to	125°C
Storage temperature	150°C
Power dissipation	1W
DC output current (1 output at a time, 1s duration)	15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)^{e}$

CANADO!	DADAMETER	MILI	TARY		NOTES	
SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES	
lcc ₁ b	Average V _{CC} Current		90 85	mA mA	t _{AVAV} = 35ns t _{AVAV} = 45ns	
lcc2 ^c	Average V _{CC} Current During STORE		6	mA.	All inputs Don't Care	
lcc3p	Average V _{CC} Current at t _{AVAV} = 200ns		15	mA	W ≥ (V _{CC} − 0.2V) All others cycling, CMOS levels	
lcc4 ^c	Average V _{CAP} Current During AutoStore™ Cycle		4	mA	All inputs Don't Care	
I _{SB1} d	Average V _{CC} Current (Standby, Cycling TTL Input Levels)		30 28	mA mA	t _{AVAV} = 35ns, Ē ≥ V _{IH} t _{AVAV} = 45ns, Ē ≥ V _{IH}	
I _{SB2} d	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		3	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$	
İILK	Input Leakage Current		±1	μΑ	V _{CC} = max V _{IN} = V _{SS} to V _{CC}	
lork	Off-State Output Leakage Current		±5	μА	V _{CC} = max V _{IN} = V _{SS} to V _{CC} , E or G ≥ V _{IH}	
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} + .5	٧	All inputs	
VIL	Input Logic "0" Voltage	V _{SS} 5	0.8	٧	All inputs	
V _{OH}	Output Logic "1" Voltage	2.4		٧	I _{OUT} ≖−4mA except HSB	
V _{OL}	Output Logic "0" Voltage		0.4	٧	I _{OUT} = 8mA except HSB	
V _{BL}	Logic "0" Voltage on HSB Output		0.4	٧	I _{OUT} = 3mA	
TA	Operating Temperature	-55	125	°C		

Note b: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note e: Voc reference levels throughout this datasheet refer to Vocx if that is where the power supply connection is made, or Vox If Vocx is connected to ground.

AC TEST CONDITIONS

Input pulse levels	0V to 3V
Input rise and fall times	≤5ns
Input and output timing reference levels	1.5V
Input rise and fall times. Input and output timing reference levels. Output load.	See Figure 1

CAPACITANCE¹ $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	SYMBOL PARAMETER		UNITS	CONDITIONS
C _{IN}	Input capacitance	5	pF	ΔV = 0 to 3V
Соит	Output capacitance	7	pF	ΔV = 0 to 3V

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

8274887 0000917 5T1

SRAM READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


NO.	SYI	MBOLS	PARAMETER	STK140	C88-35M	STK14	C88-45M	T
	#1, #2	Alt.	FARAMETER	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	tacs	Chip Enable Access Time		35		45	ns
2	t _{AVAV} a	t _{RC}	Read Cycle Time	35		45		ns
3	tavqv ^b	taa	Address Access Time		35		45	ns
4	talav	t _{OE}	Output Enable to Data Valid		15		20	ns
5	t _{AXQX} b	tон	Output Hold After Address Change	3		3		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		ns
7	t _{EHQZ}	t _{HZ}	Chip Disable to Output Inactive		13		15	ns
8	† _{GLQX}	toLZ	Output Enable to Output Active	0		0		กร
9	t _{GHQZ} c	t _{oHZ}	Output Disable to Output Inactive		13		15	ns
10	†ELICCH	1 _{PA}	Chip Enable to Power Active	0		0		ns
11	†EHICCL	t _{PS}	Chip Disable to Power Standby		35		45	ns

Note g: W and HSB must be high during SRAM read cycles.


Note h: Device is continuously selected with E and G both low.

Note i: Measured ± 200mV from steady state output voltage

SRAM READ CYCLE #1 (Address Controlled)9, h



SRAM READ CYCLE #2 (E controlled)9



= 8274887 0000918 438 **=**


SRAM WRITE CYCLES #1 & #2

$(V_{CC} = 5.0V \pm 10\%)$


		SYMBOLS			STK140	288-35M	STK140	C88-45M	
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	twc	Write Cycle Time	35		45		ns
13	tww	t _{WLEH}	t _{WP}	Write Pulse Width	25		30		ns
14	t _{ELWH}	t _{ELEH}	tcw	Chip Enable to End of Write	25		30		ns
15	^t DVWH	t _{DVEH}	t _{DW}	Data Set-up to End of Write	12		15		ns
16	twHDX	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		ns
17	[‡] AVWH	^t AVEH	t _{AW}	Address Set-up to End of Write	25		30		ns
18	t _{AVWL}	†AVEL	† _{AS}	Address Set-up to Start of Write	0		0		ns
19	twhax	1 _{EHAX}	twn	Address Hold After End of Write	0		0		ns
20	tw.coz ^{i, j}		t _{WZ}	Write Enable to Output Disable		13		15	ns
21	†wHQX		tow	Output Active After End of Write	5		5		ns

Note j: If \overline{W} is low when \overline{E} goes low the outputs remain in the high impedance state.

SRAM WRITE CYCLE #1: W CONTROLLEDk, I



SRAM WRITE CYCLE #2: E CONTROLLED^{k, I}



8274887 0000919 374 **=**

HARDWARE MODE SELECTION

Ē	₩	HSB	A ₁₃ - A ₀ (hex)	MODE	l/O	POWER	NOTES
Н	×	Н	Х	Not selected	Output high Z	Standby	
L	н	н	х	Read SRAM Software Disabled	Output data	Active	
L	L	Н	х	Write SRAM	Input Data	Active	
×	х	L	Х	Nonvolatile STORE	Output high Z	lcc ₂	m, j
L	н	н	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output data Output data Output data Output data Output data Output data Output high Z	Active	n, o, p
L	н	н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Rèad SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output data Output data Output data Output data Output data Output data Output high Z	Active	n, o, p

Note m: HSB store operation occurs only if an SRAM write has been done since the last nonvolatile cycle. After the store (if any) completes the part will go into standby mode inhibiting all operations until HSB rises.

The six consecutive addresses must be in order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note o: While there are 15 addresses on the STK14C88-M, only the lower 14 are used to control software modes.

Note p: I/O state assumes $\overline{G} \leq V_{IL}$. Activation of nonvolatile cycles does not depend on state of \overline{G} .


HARDWARE STORE CYCLE ($V_{CC} = 5.0V \pm 10\%$)

	SYMI	BOLS	DADAMETER	STK14	C88-M	UNITS	NOTES
NO.	Standard	dard Alternate PARAMETER		MIN	MAX	UNITS	MOTES
22	^t STORE	t _{HLHZ}	STORE Cycle Duration		10	ms	i, q
23	t _{DELAY}	^t HLQZ	Time allowed to Complete SRAM Cycle	1		μз	i, r
24	t _{RECOVER}	t _{HHQX}	Hardware Store High to Inhibit Off		700	ns	q, s
25	tHLHX		Hardware Store Pulse Width	20		ns	
26	t _{HI} BI		Hardware Store Low to Store Busy		300	ns	1

Note q: \overline{E} and \overline{G} low for output behavior. Note r: \overline{E} and \overline{G} low and high for output behavior.

Note s: $t_{\mbox{\scriptsize RECOVER}}$ is only applicable after $t_{\mbox{\scriptsize STORE}}$ is complete.

HARDWARE STORE CYCLE



AutoStore™ / POWER-UP RECALL


 $(V_{CC} = 5.0V \pm 10\%)$

NO.	SYM	BOLS	DADAMETED	STK14	IC88-M		
NO.	Standard Alternate	PARAMETER	MIN	MAX	UNITS	NOTES	
27	^t RESTORE		Power Up RECALL Duration		550	με	t
28	tstore ^r	t _{HLHZ}	STORE Cycle Duration		10	ms	q, u
29	tvseL		Low Voltage Trigger (V _{SWITCH}) to HSB Low		300	ns	ı
30	†DELAY	t _{BLQZ}	Time Allowed to Complete SRAM Cycle	1		μз	q
31	V _{SWITCH}		Low Voltage Trigger Level	4.0	4.5	٧	
32	VRESET		Low Voltage Reset Level		3.9	٧	

Note t: Inestone starts from the time V_{CC} rises above V_{SWITCH}.

Note u: HSB is asserted low for 1 µa when V_{CAP} drops through V_{SWITCH}. If an SRAM Write has not taken place since the last nonvolatile cycle, HSB will be released and no STORE will take place.

AutoStore™ / POWER-UP RECALL



SOFTWARE CONTROLLED STORE AND RECALL CYCLESW


 $(V_{CC} = 5.0V \pm 10\%)$

NO.	SYMBOLS		242445752	STK14	C88-35M	STK140	288-45M		
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
33	tavav	t _{RC}	STORE/RECALL Initiation Cycle Time	35		45		ns	q
34	t _{ELQ} Z		End of Sequence to Outputs Inactive		650		650	ns	q, v
35	t _{AVELN}	†AS	Address Set-up Time	0		0		ns	٧
36	telehn	t _{cw}	Clock Pulse Width	25		30		ns	٧
37	[†] ELAXN		Address Hold Time	20		25		ns	٧
38	†RECALL		Recall Duration		20		20	μз	

Note v: The software sequence is clocked with $\overline{\mathsf{E}}$ controlled reads.

Note w: The six consecutive addresses must be in the order listed in the SOFTWARE MODE SELECTION Table - (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive cycles.

SOFTWARE CYCLE: E CONTROLLEDW



DEVICE OPERATION

The STK14C88-M has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the *STORE* operation) or from EEPROM to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

NOISE CONSIDERATIONS

The STK14C88-M is a high speed memory and so must have a high frequency bypass capacitor of approximately 0.1 μF connected between DUT V_{CAP} and V_{SS} , using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK14C88-M performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} and \overline{HSB} are high. The address specified on pins A_{0-14} determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of $\underline{t_{AVQV}}$ (READ CYCLE #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at $\underline{t_{ELQV}}$ or at $\underline{t_{GLQV}}$, whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the $\underline{t_{AVQV}}$ access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} or \overline{HSB} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and \overline{HSB} is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLOZ} after \overline{W} goes low.

POWER UP RECALL

During power up, or after any low power condition ($V_{CAP} < V_{RESET}$),an internal recall request will be latched. When V_{CAP} once again exceeds the sense voltage of V_{SWITCH} , a RECALL cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

SOFTWARE NONVOLATILE STORE

The STK14C88-M software STORE cycle is initiated by executing sequential \overline{E} controlled READ cycles from six specific address locations. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no STORE or RECALL will take place.

To initiate the software STORE cycle, the following READ sequence must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0FC0 (hex)	Initiate STORE cycle

The software sequence must be clocked with \overline{E} controlled reads.

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that $\overline{\mathbf{G}}$ be low for the sequence to be valid. After the $\mathbf{t}_{\text{STORE}}$ cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle,

8274887 0000923 8T5 I

the following sequence of $\overline{\mathbf{E}}$ controlled READ operations must be performed:

1.	Read address	0E38 (nex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0C63 (hex)	Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

AutoStore™ OPERATION

The STK14C88-M can be powered in one of three modes.

During normal $AutoStore^{TM}$ operation, the STK14C88-M will draw current from V_{CCX} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH} , the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a STORE operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of at least $100\mu f$ ($\pm~20\%$) rated at 6V should be provided.

In system power mode (Figure 4) both V_{CCX} and V_{CAP} are connected to the +5V power supply with-


out the 100 μ F capacitor. In this mode the $AutoStore^{TM}$ function of the STK14C88-M will operate on the stored system charge as power goes down. The user must however guarantee that V_{CCX} does not drop below 3.6V during the 10ms store cycle.

If an automatic STORE on power loss is not required, then V_{CCX} can be tied to ground and +5V applied to V_{CAP} (Figure 3). This is the "AutoStoreTM Inhibit" mode in which the $AutoStore^{TM}$ function is disabled. If the STK14C88-M is operated in this configuration, references to V_{CCX} should be changed to V_{CAP} throughout this data sheet. In this mode, STORE operations may be triggered through software control or the $\overline{\rm HSB}$ pin. It is not permissable to change between these three options "on the fly".

In order to prevent unneeded STORE operations, automatic STOREs as well as those initiated by externally driving HSB low will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. An optional pull up resistor is shown connected to HSB. This can be used to signal the system that the *AutoStore™* cycle is in progress.

HSB OPERATION

The STK14C88-M provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin is used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14C88-M will conditionally initiate a STORE operation after to the SRAM took place since the last STORE or



| 8274887 0000924 73<u>1</u>

RECALL cycle. The HSB pin acts as an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven low or after an AutoStore™ cycle is requested and HSB is pulled low, are given time to complete before the STORE operation is initiated. After HSB goes low, the STK14C88-M will continue SRAM operations for t_{DE-LAY}. During t_{DELAY}, multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time, t_{DELAY}, to complete. However, any SRAM WRITE cycles requested after the DUT pulls HSB low will be inhibited.

The HSB pin can be used to synchronize multiple STK14C88-Ms while using a single larger capacitor. To operate in this mode the HSB pin should be connected together to the HSB pins from the other STK14C88-Ms. An external pull up resistor to +5V is required since HSB acts as an open drain pull down. Do not connect this or any other pull-up to the VCAP pin. The V_{CAP} pins from the other STK14C88-M parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK14C88-Ms detects a power loss and asserts HSB, the common HSB pin will cause all parts to request a STORE cycle (a STORE will take place in those STK14C88-Ms that have been written since the last nonvolatile cycle).

During any STORE operation, regardless of how it was initiated, the STK14C88-M will continue to drive

the $\overline{\text{HSB}}$ pin low, releasing it only when the STORE is complete. Upon completion of the STORE operation the STK14C88-M will remain disabled until the $\overline{\text{HSB}}$ pin is brought high.

HARDWARE PROTECT

The STK14C88-M offers hardware protection against inadvertent STORE operation during low voltage conditions. When $V_{CAP} < V_{SWITCH}$ all externally initiated STORE operations will be inhibited.

AutoStore[™] can be completely disabled by tying V_{CCX} to ground and applying +5V to V_{CAP} . This is the AutoStore[™] Inhibit mode; STOREs are only initiated by explicit request using either the software sequence or the \overline{HSB} pin in this mode.

LOW AVERAGE ACTIVE POWER

The STK14C88-M will draw significantly less current when it is cycled at times longer than 35ns. Figure 5, below, shows the relationship between I_{CC} and READ cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{CC} = 5.5V$, 100% duty cycle on chip enable). Figure 6 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled.

The overall average current drawn by the STK14C88-M depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READ's to WRITE's; 5) the operating temperature; 6) the $V_{\rm CC}$ level and; 7) I/O loading.




Fig 2: Icc (max) Reads




Fig 3: lcc (Max) Writes

■ 8274887 0000925 678

ORDERING INFORMATION

