

TDA7296A

70V - 60W DMOS AUDIO AMPLIFIER WITH MUTE/ST-BY


PRODUCT PREVIEW

- VERY HIGH OPERATING VOLTAGE RANGE (±35V)
- DMOS POWER STAGE
- HIGH OUTPUT POWER (UP TO 60W MUSIC POWER)
- MUTING/STAND-BY FUNCTIONS
- NO SWITCH ON/OFF NOISE
- NO BOUCHEROT CELLS
- VERYLOW DISTORTION
- VERYLOW NOISE
- SHORT CIRCUIT PROTECTION
- THERMAL SHUTDOWN
- CLIPPING DETECTION OUTPUT

DESCRIPTION

The TDA7296A is a monolithic integrated circuit in Multiwatt15 package, intended for use as audio class AB amplifier in Hi-Fi field applications (Home Stereo, self powered loudspeakers, Topclass TV). Thanks to the wide voltage range and to the high out current capability it is able to supply the highest power into both 4Ω and 8Ω loads


Figure 1: Typical Application and Test Circuit



even in presence of poor supply regulation, with high Supply Voltage Rejection.

The built in muting function with turn on delay simplifies the remote operation avoiding switching on-off noises.


The device provides a circuit for the detection of clipping in the output stages. The output, on open collector, is able to drive system with automatic level control.




June 1996 1/13

This is preliminary information on a new product now in development. Details are subject to change without notice.

PIN CONNECTION (Top view)




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	±35	V
lo	Output Peak Current	5	Α
P _{tot}	Power Dissipation T _{case} = 70°C	50	W
T _{op}	Operating Ambient Temperature Range	0 to 70	°C
T _{stg} , T _j	Storage and Junction Temperature	150	°C



THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance Junction-case	Max	1.5	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the Test Circuit $V_S=\pm 24V$, $R_L=8\Omega$, $G_V=30dB$; $R_g=50~\Omega$; $T_{amb}=25^{\circ}C$, f=1~kHz; unless otherwise specified.


Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Operating Supply Range		±10		±35	V
Ιq	Quiescent Current		20	30	60	mA
l _b	Input Bias Current				500	nA
Vos	Input Offset Voltage				<u>+</u> 10	mV
los	Input Offset Current				<u>+</u> 100	nA
Po	RMS Continuous Output Power	$\begin{array}{l} d = 0.5\%; \\ V_S = \pm 24V, R_L = 8\Omega \\ V_S = \pm 21V, R_L = 6\Omega \\ \varsigma_S = \pm 18V, R_L = 4\Omega \end{array}$	27 27 27	30 30 30		W W W
	Music Power (RMS) (*) Δt = 1s			60 60 60		W W W
d	Total Harmonic Distortion (**)	$P_{O} = 5W; f = 1kHz$ $P_{O} = 0.1 \text{ to } 20W; f = 20Hz \text{ to } 20kHz$		0.005	0.1	% %
		$V_S = \pm 18V, R_L = 4\Omega;$ $P_O = 5W; f = 1kHz$ $P_O = 0.1 \text{ to } 20W; f = 20Hz \text{ to } 20kHz$		0.01	0.1	% %
SR	Slew Rate		7	10		V/μs
G _V	Open Loop Voltage Gain			80		dB
Gv	Closed Loop Voltage Gain		24	30	40	dB
e _N	Total Input Noise	A = curve f = 20Hz to 20kHz		1 2	5	μV μV
f_L , f_H	Frequency Response (-3dB)	P _O = 1W	20Hz to 20kHz			
Ri	Input Resistance		100			kΩ
SVR	Supply Voltage Rejection	$f = 100Hz; V_{ripple} = 0.5Vrms$	60	75		dB
Ts	Thermal Shutdown			145		ů
STAND-B	Y FUNCTION (Ref: -V _S or GND)					
V _{ST on}	Stand-by on Threshold				1.5	V
V _{ST off}	Stand-by off Threshold		3.5			V
ATT _{st-by}	Stand-by Attenuation		70	90		dB
l _{a st-bv}	Quiescent Current@ Stand-by			1	3	mA
	INCTION (Ref: -V _S or GND)					
V _{Mon}	Mute on Threshold				1.5	V
V _{Moff}	Mute off Threshold		3.5			٧
ATT _{mute}	Mute Attenuation		60	80		dB
DC Off	Clipping detector OFF. CD output Duty Cycle	THD = 1%		TBD		%
DC On	Clipping detector On. CD output Duty Cycle	THD = 10%		TBD		%

Note (*):
MUSIC POWER is the maximal power which the amplifier is capable of producing across the rated load resistance (regardless of non linearity)
1 sec after the application of a sinusoidal input signal of frequency 1KHz.

Note (**): Tested with optimized Application Board (see fig. 2)



Figure 2: P.C.B. and components layout of the circuit of figure 1. (1:1 scale)



Note:

The Stand-by and Mute functions can be referred either to GND or -VS. On the P.C.B. is possible to set both the configuration through the jumper J1.

APPLICATION SUGGESTIONS (see Test and Application Circuits of the Fig. 1)

The recommended values of the external components are those shown on the application circuit of Figure 1. Different values can be used; the following table can help the designer.

COMPONENTS	SUGGESTED VALUE	PURPOSE	LARGER THAN SUGGESTED	SMALLER THAN SUGGESTED
R1 (*)	22k	INPUT RESISTANCE	INCREASE INPUT IMPRDANCE	DECREASE INPUT IMPEDANCE
R2	680Ω	CLOSED LOOP GAIN SET TO 30dB (**)	DECREASE OF GAIN	INCREASE OF GAIN
R3 (*)	22k	\ \frac{1}{2} INCREASE C		DECREASE OF GAIN
R4	22k	ST-BY TIME CONSTANT	LARGER ST-BY ON/OFF TIME	SMALLER ST-BY ON/OFF TIME; POP NOISE
R5	10k	MUTE TIME CONSTANT	LARGER MUTE ON/OFF TIME	SMALLER MUTE ON/OFF TIME
C1	0.47μF	INPUT DC DECOUPLING		HIGHER LOW FREQUENCY CUTOFF
C2	22μF	FEEDBACK DC DECOUPLING		HIGHER LOW FREQUENCY CUTOFF
C3	10μF	MUTE TIME CONSTANT	LARGER MUTE ON/OFF TIME	SMALLER MUTE ON/OFF TIME
C4	10μF	ST-BY TIME CONSTANT	LARGER ST-BY ON/OFF TIME	SMALLER ST-BY ON/OFF TIME; POP NOISE
C5	22μF	BOOTSTRAPPING		SIGNAL DEGRADATION AT LOW FREQUENCY
C6, C8	1000μF	SUPPLY VOLTAGE BYPASS		DANGER OF OSCILLATION
C7, C9	0.1μF	SUPPLY VOLTAGE BYPASS		DANGER OF OSCILLATION

^(*) R1 = R3 FOR POP OPTIMIZATION



^(**) CLOSED LOOP GAIN HAS TO BE ≥ 24dB

TYPICAL CHARACTERISTICS

(Application Circuit of fig 1 unless otherwise specified)

Figure 3: Output Power vs. Supply Voltage.




Figure 5: Output Power vs. Supply Voltage




Figure 7: Distortion vs. Frequency




Figure 4: Distortion vs. Output Power




Figure 6: Distortion vs. Output Power





Figure 8: Distortion vs. Frequency



SGS-THOMSON MICROELECTRONICS

TYPICAL CHARACTERISTICS (continued)

Figure 9: Quiescent Current vs. Supply Voltage




Figure 11: Mute Attenuation vs. Vpin10




Figure 13: Power Dissipation vs. Output Power




Figure 10: Supply Voltage Rejection vs. Frequency




Figure 12: St-by Attenuation vs. V_{pin9}





Figure 14: Power Dissipation vs. Output Power



SGS-THOMSON MICROELECTRONICS

INTRODUCTION

In consumer electronics, an increasing demand has arisen for very high power monolithic audio amplifiers able to match, with a low cost the performance obtained from the best discrete designs.

The task of realizing this linear integrated circuit in conventional bipolar technology is made extremely difficult by the occurence of 2nd breakdown phenomenon. It limits the safe operating area (SOA) of the power devices, and as a consequence, the maximum attainable output power, especially in presence of highly reactive loads.

Moreover, full exploitation of the SOA translates into a substantial increase in circuit and layout complexity due to the need for sophisticated protection circuits.

To overcome these substantial drawbacks, the use of power MOS devices, which are immune from secondary breakdown is highly desirable.

The device described has therefore been developed in a mixed bipolar-MOS high voltage technology called BCD 80.

1) Output Stage

The main design task one is confronted with while developing an integrated circuit as a power operational amplifier, independently of the technology used, is that of realising the output stage.

The solution shown as a principle schematic by Fig 15 represents the DMOS unity-gain output buffer of the TDA7296A.

This large-signal, high-power buffer must be capable of handling extremely high current and voltage levels while maintaining acceptably low har-

monic distortion and good behaviour over frequency response; moreover, an accurate control of quiescent current is required.

A local linearizing feedback, provided by differential amplifier A, is used to fullfil the above requirements, allowing a simple and effective quiescent current setting.

Proper biasing of the power output transistors alone is however not enough to guarantee the absence of crossover distortion.

While a linearization of the DC transfer characteristic of the stage is obtained, the dynamic behaviour of the system must be taken into account.

A significant aid in keeping the distortion contributed by the final stage as low as possible is provided by the compensation scheme, which exploits the direct connection of the Miller capacitor at the amplifier's output to introduce a local AC feedback path enclosing the output stage itself.


2) Protections

In designing a power IC, particular attention must be reserved to the circuits devoted to protection of the device from short circuit or overload conditions.

Due to the absence of the 2nd breakdown phenomenon, the SOA of the power DMOS transistors is delimited only by a maximum dissipation curve dependent on the duration of the applied stimulus.

In order to fully exploit the capabilities of the power transistors, the protection scheme implemented in this device combines a conventional SOA protection circuit with a novel local temperature sensing technique which "dynamically" controls the maximum dissipation.

Figure 15: Principle Schematic of a DMOS unity-gain buffer.



8/13

SGS-THOMSON MICROELECTRONICS





Figure 16: Turn ON/OFF Suggested Sequence

In addition to the overload protection described above, the device features a thermal shutdown circuit which initially puts the device into a muting state (@ Tj = 145 °C) and then into stand-by (@

Figure 17: Single Signal ST-BY/MUTE Control Circuit



 $Tj = 150 \, {}^{\circ}C$).

Full protection against electrostatic discharges on every pin is included.

3) Other Features

The device is provided with both stand-by and mute functions, independently driven by two CMOS logic compatible input pins.

The circuits dedicated to the switching on and off of the amplifier have been carefully optimized to avoid any kind of uncontrolled audible transient at the output.

The sequence that we recommend during the ON/OFF transients is shown by Figure 16.

The application of figure 17 shows the possibility of using only one command for both st-by and mute functions. On both the pins, the maximum applicable range corresponds to the operating supply voltage.

SGS-THOMSON MICROELECTRONICS

4) Clipping Detector Output

The TDA7296A is equipped with an internal circuit able to detect the output stage saturation providing a proper current sinking into on open collector output (pin 5) when a certain distortion level is reached at output.

This particular function allows gain compression facility whenever the amplifier is overdriven, thus obtaining high quality sound all listening levels.

Figure 18: Clipping Detector Output Waveform




Figure 19: Bridge Application Circuit

BRIDGE APPLICATION

Another application suggestion is the BRIDGE configuration, where two TDA7296A are used, as shown by the schematic diagram of figure 19.

In this application, the value of the load must not be lower than 8 Ohm for dissipation and current capability reasons.

A suitable field of application includes HI-FI/TV subwoofers realizations.

The main advantages offered by this solution are:

- High power performances with limited supply voltage level.
- Considerably high output power even with high load values (i.e. 16 Ohm).

The characteristics shown by figures 21 and 22, measured with loads respectively 8 Ohm and 16 Ohm

With RI= 8 Ohm, Vs = $\pm 18V$ the maximum output power obtainable is 60W, while with RI=16 Ohm, Vs = $\pm 24V$ the maximum Pout is 60W.




Figure 20: Frequency Response of the Bridge Application




Figure 22: Distortion vs. Output Power





Figure 21: Distortion vs. Output Power



MULTIWATT15 PACKAGE MECHANICAL DATA

DIM.	mm			inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			5			0.197	
В			2.65			0.104	
С			1.6			0.063	
D		1			0.039		
Е	0.49		0.55	0.019		0.022	
F	0.66		0.75	0.026		0.030	
G	1.14	1.27	1.4	0.045	0.050	0.055	
G1	17.57	17.78	17.91	0.692	0.700	0.705	
H1	19.6			0.772			
H2			20.2			0.795	
L	22.1		22.6	0.870		0.890	
L1	22		22.5	0.866		0.886	
L2	17.65		18.1	0.695		0.713	
L3	17.25	17.5	17.75	0.679	0.689	0.699	
L4	10.3	10.7	10.9	0.406	0.421	0.429	
L7	2.65		2.9	0.104		0.114	
М	4.2	4.3	4.6	0.165	0.169	0.181	
M1	4.5	5.08	5.3	0.177	0.200	0.209	
S	1.9		2.6	0.075		0.102	
S1	1.9		2.6	0.075		0.102	
Dia1	3.65	_	3.85	0.144		0.152	

