TOSHIBA MOS MEMORY PRODUCTS

262,144 WORD×1 BIT DYNAMIC RAM SILICON MONOLITHIC N-CHANNEL SILICON GATE MOS TMM41256AP/AT/AZ-10, TMM41256AP/AT/AZ-12 TMM41256AP/AT/AZ-15

DESCRIPTION

The TMM41256AP/AT/AZ is the N-channel dynamic RAM organized 262,144 words by 1 bit. Multiplexed address inputs permit the TMM41256AP/AT/AZ to be packaged in a standard 16 pin plastic DIP, 18 pin PLCC and 16 pin ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. The double layered MOS technology with polycide and poly Si permits the TMM41256AP/AT/AZ high speed operation.

Also, the advanced circuit techniques have realized low power dissipation. System oriented features include single power supply of 5V \pm 10% tolerance, direct interfacing capability with high performance logic families such as schottky \overline{TTL} . In addition to the \overline{RAS} only refresh mode and a \overline{CAS} before \overline{RAS} automatic refresh are available. Another special feature of TMM41256AP/AT/AZ is page mode, allowing the user to access at a high data rate.

FEATURES

- 262,144 words by 1 bit organization
- Fast access time and cycle time

| | TMM41256AP/AT/AZ-10/-12/-15 |
|-----------------|-----------------------------|
| RAS Access Time | 100ns/120ns/150ns |
| CAS Access Time | 50ns/ 60ns/ 75ns |
| Cycle Time | 190ns/220ns/260ns |

- Single power supply of 5V \pm 10% with a built-in V_{BB} generator
- Low Power: 440mW MAX. Operating (TMM41256AP/AT/AZ-10) 396mW MAX. Operating (TMM41256AP/AT/AZ-12) 358mW MAX. Operating (TMM41256AP/AT/AZ-15)


- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE"
- Read-Modify-Write, CAS before RAS refresh, RASonly refresh, Hidden refresh, and Page Mode capability
- All inputs and output TTL compatible
- 256 refresh cycles/4ms

Package

Plastic DIP : TMM41256AP
Plastic Leaded Chip Carrier: TMM41256AT
Plastic ZIP : TMM41256AZ


28mW MAX. Standby PIN CONNECTION (TOP VIEW)

| TMM412 | 56AP |
|-----------------------------------------------------------|-----------------------------------------------------------------------------------------|
| A8 1 2 DW 2 WRITE 0 3 AS 1 4 AO 0 5 A2 1 6 A1 0 7 VGC 1 8 | 16 1 VSS 15 1 CAS 14 1 DOUT 13 1 A6 12 1 A3 11 1 A4 10 1 A5 9 1 A7 |
| | |





BLOCK DIAGRAM



PIN NAMES

| A0 ~ A8 | Address Inputs |
|-----------------|-----------------------|
| CAS | Column Address Strobe |
| D _{IN} | Data In |
| Dout | Data Out |
| RAS | Row Address Strobe |
| WRITE | Read/Write Input |
| Vcc | Power (+5V) |
| Vss | Ground |

ABSOLUTE MAXIMUM RATINGS

| ITEM | SYMBOL | RATING | UNITS | NOTES | |
|------------------------------|------------------------------------|--------------------------|--------|-------|--|
| Input and Output Voltage | V _{IN} , V _{OUT} | 1 ~ 7 | V | | |
| Power Supply Voltage | V _{CC} | -1 ~ 7 | V | | |
| Operating Temperature | T _{OPR} | 0 ~ 70 | °C | | |
| Storage Temperature | T _{STG} | − 55 ~ 150 | °C | 1 | |
| Soldering Temperature • Time | Tsolder | 260 • 10 | °C•sec | | |
| Power Dissipation | PD | 600 | mW | | |
| Short Circuit Output Current | Lout | 50 | mA | | |

RECOMMENDED DC OPERATING CONDITIONS $(Ta = 0 \sim 70^{\circ}C)$

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS | NOTES |
|-----------------|--------------------|------|------|------|-------|-------|
| V _{CC} | Supply Voltage | 4.5 | 5.0 | 5.5 | V | |
| VIH | Input High Voltage | 2.4 | _ | 6.5 | V | 2 |
| VIL | Input Low Voltage | -1.0 | _ | 0.8 | V | |

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^{\circ}C$)

| SYMBOL | PARAMETER | | MIN. | MAX. | UNITS | NOTES |
|----------------------|----------------------------------------------------------------------------------------------------------------------|---------------------|------|------|-------|-------|
| | OPERATING CURRENT | TMM41256AP/AT/AZ-10 | _ | 80 | mA | |
| I _{CC1} | Average Power Supply Operating Current | TMM41256AP/AT/AZ-12 | | 72 | mΑ | 3, 4 |
| | (RAS, CAS Cycling: t _{RC} = t _{RC} MIN.) | TMM41256AP/AT/AZ-15 | _ | 65 | mA | |
| I _{CC2} | STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V _{IH}) | | | 5 | mA | |
| | RAS ONLY REFRESH CURRENT | TMM41256AP/AT/AZ-10 | - | 70 | mA | |
| 1 _{CC3} | Average Power Supply Current, RAS Only Refresh Mode | TMM41256AP/AT/AZ-12 | _ | 62 | mA | 3 |
| | (RAS Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC}MIN$.) | TMM41256AP/AT/AZ-15 | | 55 | mA | |
| I _{CC4} Ave | PAGE MODE CURRENT | TMM41256AP/AT/AZ-10 | _ | 60 | mA | |
| | Average Power Supply Current, Page Mode | TMM41256AP/AT/AZ-12 | _ | 55 | mΑ | 3,4 |
| | (RAS = V _{IL} , CAS Cycling: t _{PC} = t _{PC} MIN.) | TMM41256AP/AT/AZ-15 | _ | 50 | mΑ | |
| | CAS BEFORE RAS REFRESH CURRENT | TMM41256AP/AT/AZ-10 | ~ | 70 | mA | |
| I _{CC5} | Average Power Supply Current, CAS Before RAS Refresh Mode | TMM41256AP/AT/AZ-12 | _ | 62 | mA | 3 |
| | (RAS, CAS Cycling, CAS Before RAS: t _{RC} = t _{RC} MIN.) | TMM41256AP/AT/AZ-15 | _ | 55 | mA | |
| L _{I(L)} | INPUT LEAKAGE CURRENT Input Leakage Current, any input $(0V \le V_{IN} \le 6.5V, ALL Other Pins Not Under Test = 0)$ | /) | -10 | 10 | μΑ | |
| 1 _{O(L)} | OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \le V_{OUT} \le +5.5V$) | -10 | 10 | μΑ | | |
| V _{OH} | OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA) | | 2.4 | - | V | |
| V _{OL} | OUTPUT LEVEL Output "L" Level Voltage (IOUT= 4.2mA) | | _ | 0.4 | V | |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

| SYMBOL | PARAMETER | | 1256AP/ AZ-10 | | 1256AP/ AZ-12 | | 1256AP/ AZ-15 | UNITS | NOTES |
|-------------------|-------------------------------------------|------|------------------|------|------------------|------|--------------------------------------------------|----------|--------------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| t _{RC} | Random Read or Write Cycle Time | 190 | | 220 | _ | 260 | _ | ns | |
| t _{BWC} | Read-Write Cycle Time | 200 | - | 240 | _ | 285 | - | ns | - |
| t _{RMW} | Read-Modify-Write Cycle Time | 220 | - | 260 | | 310 | | ns | |
| t _{PC} | Page Mode Cycle Time | 100 | _ | 120 | _ | 145 | | ns | |
| t _{PRWC} | Page Mode Read-Write Cycle Time | 110 | <u> </u> | 140 | - | 170 | T - | ns | |
| t _{PRMW} | Page Mode Read-Modify Write Cycle Time | 130 | _ | 160 | _ | 195 | | ns | |
| t _{RAC} | Access Time from RAS | T - | 100 | _ | 120 | _ | 150 | ns | 8, 10 |
| tCAC | Access Time from CAS | | 50 | _ | 60 | | 75 | ns | 9, 10 |
| toff | Output Buffer Turn-Off Delay | 5 | 25 | 5 | 30 | 5 | 35 | ns | 11 |
| t _T | Transition Time (Rise and Fall) | 3 | 50 | 3 | 50 | 3 | 50 | ns | 7 |
| t _{RP} | RAS Precharge Time | 80 | _ | 90 | † <u> </u> | 100 | | ns | |
| t _{RAS} | RAS Pulse Width | 100 | 10,000 | 120 | 10,000 | 150 | 10,000 | ns | |
| t _{RSH} | RAS Hold Time | 50 | - | 60 | - | 75 | | ns | |
| tcsh | CAS Hold Time | 100 | | 120 | | 150 | | ns | |
| tCAS | CAS Pulse Width | 50 | 10,000 | 60 | 10,000 | 75 | 10,000 | ns | |
| t _{RCD} | RAS to CAS Delay Time | 25 | 50 | 25 | 60 | 25 | 75 | ns | 13 |
| t _{CRP} | CAS to RAS Precharge Time | 10 | _ | 10 | | 10 | | ns | |
| t _{CPN} | CAS Precharge Time | 15 | | 20 | | 25 | - | ns | |
| t _{CP} | Page Mode CAS Precharge Time | 40 | | 50 | | 60 | | ns | - |
| tASR | Row Address Set-Up Time | 0 | | 0 | | 0 | | ns | |
| trah | Row Address Hold Time | 15 | _ | 15 | | 15 | | ns | |
| tASC | Column Address Set-Up Time | 0 | | 0 | | 0 | | | |
| tCAH | Column Address Hold Time | 20 | | 25 | | 30 | | ns l | |
| tAR | Column Address Hold Time Reference to RAS | 70 | _ | 85 | _ | 105 | _ | ns | |
| tRCS | Read Command Set-Up Time | 0 | | 0 | | 0 | | 20 | |
| t _{RCH} | Read Command Hold Time Reference to CAS | 0 | _ | 0 | _ | 0 | _ | ns ns | 12 |
| t _{RRH} | Read Command Hold Time Reference to RAS | 10 | - | 15 | _ | 20 | _ | ns | 12 |
| t _{WCH} | Write Command Hold Time | 20 | _ | 25 | _ | 30 | | ns | |
| twcr | Write Command Hold Time Reference to RAS | 70 | _ | 85 | _ | 105 | _ | ns | |
| t _{WP} | Write Command Pulse Width | 20 | | 25 | | 30 | | ns | |
| tRWL | Write Command to RAS Lead Time | 25 | | 35 | | 45 | | ns | |
| t _{CWL} | Write Command to CAS Lead Time | 25 | | 35 | | 45 | | ns | |
| t _{DS} | Data-In Set-Up Time | 0 | _ 1 | 0 | | 0 | | ns | 14 |
| t DH | Data-In Hold Time | 20 | | 25 | | 30 | | ns | 14 |
| t _{DHR} | Data-In Hold Time Reference to RAS | 70 | | 85 | | 105 | - | ns | |
| t _{REF} | Refresh Period | - | 4 | | 4 | | 4 | | |
| twcs | Write Command Set-Up Time | 0 | | - 0 | | -0 | - 4 | ms ns | 15 |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

| SYMBOL | PARAMETER | TMM41256AP/ AT/AZ-10 | | TMM41256AP/ AT/AZ-12 | | TMM41256AP/ AT/AZ-15 | | | NOTES |
|------------------|--------------------------------------------------|-------------------------|------|-------------------------|------|-------------------------|------|----|-------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| t _{CWD} | CAS to WRITE Delay Time | 30 | _ | 40 | | 50 | _ | ns | 15 |
| trwo | RAS to WRITE Delay Time | 80 | | 100 | | 125 | | ns | 15 |
| tcsn | CAS Set-Up Time (CAS before RAS) | 10 | | 10 | | 10 | | ns | 13 |
| tCHR | CAS Hold Time (CAS before RAS) | 30 | _ | 30 | _ | 30 | _ | ns | |
| ¹ RPC | RAS Precharge to CAS Active Time | 0 | | 0 | _ | 0 | | ns | |
| [†] CPT | CAS Precharge Time (CAS before RAS Counter Test) | 40 | _ | 50 | | 60 | _ | ns | |


CAPACITANCE ($V_{CC} = 5V \pm 10\%$, f = 1MHz, $T_a = 0 \sim 70$ °C)

| SYMBOL | PARAMETER | MIN. | MAX | UNITS |
|-----------------|-------------------------------------------------|------|-----|--------|
| C _{I1} | Input Capacitance ($A_0 \sim A_8$, D_{IN}) | _ | 5 | 0.1110 |
| C ₁₂ | Input Capacitance (RAS, CAS, WRITE) | _ | 7 | nΕ |
| Co | Output Capacitance (D _{OUT}) | _ | 7 | ۲. |


NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the
 device.
- 2. All voltages are referenced to V_{SS} .
- 3. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} depend on cycle rate.
- 4. I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 5. An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS Before RAS initialization cycles instead of 8 RAS cycles are required.
- 6. AC measurements assume $t_T = 5 \text{ns}$.
- 7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max.). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 9. Assume that $t_{RCD} \ge t_{RCD}$ (max.)
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.
- 11. t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 13. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 14. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in read-write or read-modify-write cycles.
- 15. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{CWD} \ge t_{CWD}$ (min.) and $t_{RWD} \ge t_{RWD}$ (min.), the cycle is a read-write cycle or read-modify-write cycle and the data out will contain dataread from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


TIMING WAVEFORMS




WRITE CYCLE (EARLY WRITE)




• READ-WRITE/READ-MODIFY-WRITE CYCLE




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE (EARLY WRITE)




PAGE MODE READ-WRITE/READ-MODIFY-WRITE CYCLE




Don't care

• RAS ONLY REFRESH CYCLE




• CAS BEFORE RAS REFRESH CYCLE




NOTE: $\overline{\text{WRITE}} = \text{Don't care}$, A0 ~ A8 = Don't care

Don't care


• HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



• CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



APPLICATION INFORMATION

ADDRESSING

The 18 address bits required to decode 1 of the 262,144 cell locations within the TMM41256AP/AT/AZ are multiplexed onto the 9 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (RAS), latches the 9 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 9 column address bits into the chip. Each of these signals, RAS, and CAS, triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the D_{IS} is strobed by CAS and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, D_{IN} is referenced to WRITE in the timing diagrams depicting the readwrite and page mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in

which $\overline{\text{CAS}}$ is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TMM41256AP/AT/AZ is the high impedance (open circuit) state. This is to say, anytime \overline{CAS} is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid form access time until \overline{CAS} is taken back to the inactive (high level) condition.

PAGE MODE

The "Page-Mode" feature of the TMM41256AP/AT/AZ allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

RAS ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 256 row address (A0 \sim A7) within each 4 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles, RAS only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the $I_{\rm CC3}$ specification.

CAS BEFORE RAS REFRESH


CAS before RAS refreshing available on the TMM41256AP/AT/AZ offers an alternate refresh method. If CAS is held on low for the specified period (t_{CSR}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed,

the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

HIDDEN REFRESH

An optional feature of the TMM41256AP/AT/AZ

is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}) , executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TMM41256AP/AT/AZ can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

1) Write "0" into all the memory cells at normal


write mode.

- ② Select one certain column address and read "0" out and write "1" in each cell by performing CAS BEFORE RAS REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 256 times.
- (3) Check "1" out of 256 bits at normal read mode, which was written at (2).
- 4 Using the same column as ②, read "1" out and write "0" in each cell performing CAS BEFORE RAS REFRESH COUNTER TEST.
 Repeat this operation 256 times.
- (5) Check "0" out of 256 bits at normal read mode, which was written at (4).
- © Perform the above ① to ⑤ the complement data.

OUTLINE DRAWINGS


• Plastic DIP

Unit in mm



NOTE: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 16 leads. All dimensions are in millimeters.


Plastic LCC



NOTE: Each lead pitch is 1.27mm. All dimensions are in millimeters.

Plastic ZIP

Unit in mm



NOTE: Each lead pitch is 1.27mm. All dimensions are in millimeters.

NOTE: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.