


# TrenchMOS™ transistor Logic level FET

PHD24N03LT

## FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

## SYMBOL



## QUICK REFERENCE DATA

$V_{DSS} = 30\text{ V}$
$I_D = 24\text{ A}$
$R_{DS(ON)} \leq 56\text{ m}\Omega (V_{GS} = 5\text{ V})$
$R_{DS(ON)} \leq 50\text{ m}\Omega (V_{GS} = 10\text{ V})$

## GENERAL DESCRIPTION


N-channel enhancement mode, logic level, field-effect power transistor in a plastic envelope using 'trench' technology. The device has very low on-state resistance. It is intended for use in dc to dc converters and general purpose switching applications.

The PHD24N03LT is supplied in the SOT428 (DPAK) surface mounting package.

## PINNING

PIN	DESCRIPTION
1	gate
2	drain <sup>1</sup>
3	source
tab	drain

## SOT428 (DPAK)



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Drain-source voltage	$T_j = 25\text{ }^\circ\text{C}$ to $175\text{ }^\circ\text{C}$	-	30	V
$V_{DGR}$	Drain-gate voltage	$T_j = 25\text{ }^\circ\text{C}$ to $175\text{ }^\circ\text{C}$ ; $R_{GS} = 20\text{ k}\Omega$	-	30	V
$V_{GS}$	Gate-source voltage		-	$\pm 13$	V
$I_D$	Continuous drain current	$T_{mb} = 25\text{ }^\circ\text{C}$	-	24	A
		$T_{mb} = 100\text{ }^\circ\text{C}$	-	20	A
$I_{DM}$	Pulsed drain current	$T_{mb} = 25\text{ }^\circ\text{C}$	-	96	A
$P_D$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
$T_j, T_{stg}$	Operating junction and storage temperature		- 55	175	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\text{-j-mb}}$	Thermal resistance junction to mounting base		-	2.5	K/W
$R_{th\text{-j-a}}$	Thermal resistance junction to ambient	pcb mounted, minimum footprint	50	-	K/W

<sup>1</sup> it is not possible to make connection to pin 2 of the SOT428 package.

# TrenchMOS™ transistor

## Logic level FET

PHD24N03LT

### ELECTRICAL CHARACTERISTICS

T<sub>j</sub> = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V; I <sub>D</sub> = 0.25 mA; T <sub>j</sub> = -55°C	30 27	- -	- -	V V
V <sub>GS(TO)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 1 mA T <sub>j</sub> = 175°C T <sub>j</sub> = -55°C	1.0 0.5 -	1.5 - -	2.0 - 2.3	V V V
R <sub>DS(ON)</sub>	Drain-source on-state resistance	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 12 A V <sub>GS</sub> = 5 V; I <sub>D</sub> = 12 A T <sub>j</sub> = 175°C	- - -	50 45 -	56 50 104	mΩ mΩ mΩ
I <sub>GSS</sub>	Gate source leakage current	V <sub>GS</sub> = ±5 V; V <sub>DS</sub> = 0 V	-	10	100	nA
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 30 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 175°C	-	0.05	10 500	μA μA
Q <sub>g(tot)</sub>	Total gate charge	I <sub>D</sub> = 24 A; V <sub>DD</sub> = 15 V; V <sub>GS</sub> = 5 V	-	7	-	nC
Q <sub>gs</sub>	Gate-source charge		-	2.3	-	nC
Q <sub>gd</sub>	Gate-drain (Miller) charge		-	5	-	nC
t <sub>d on</sub>	Turn-on delay time	V <sub>DD</sub> = 15 V; R <sub>D</sub> = 0.6 Ω;	-	12	-	ns
t <sub>r</sub>	Turn-on rise time	V <sub>GS</sub> = 5 V; R <sub>G</sub> = 10 Ω	-	50	-	ns
t <sub>d off</sub>	Turn-off delay time	Resistive load	-	30	-	ns
t <sub>f</sub>	Turn-off fall time		-	36	-	ns
L <sub>d</sub>	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
L <sub>s</sub>	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz	-	460	-	pF
C <sub>oss</sub>	Output capacitance		-	144	-	pF
C <sub>rss</sub>	Feedback capacitance		-	78	-	pF

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T<sub>j</sub> = 25°C unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>S</sub>	Continuous source current (body diode)		-	-	24	A
I <sub>SM</sub>	Pulsed source current (body diode)		-	-	96	A
V <sub>SD</sub>	Diode forward voltage	I <sub>F</sub> = 24 A; V <sub>GS</sub> = 0 V	-	1.05	1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>F</sub> = 12 A; -di <sub>F</sub> /dt = 100 A/μs;	-	50	-	ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>GS</sub> = 0 V; V <sub>R</sub> = 30 V	-	100	-	nC

### AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W <sub>DSS</sub>	Drain-source non-repetitive unclamped inductive turn-off energy	I <sub>D</sub> = 12 A; V <sub>DD</sub> ≤ 15 V; V <sub>GS</sub> = 5 V; R <sub>GS</sub> = 50 Ω; T <sub>mb</sub> = 25 °C	-	15	mJ







TrenchMOS™ transistor  
Logic level FET

PHD24N03LT





TrenchMOS™ transistor  
Logic level FET

PHD24N03LT



TrenchMOS™ transistor  
Logic level FET

PHD24N03LT



TrenchMOS™ transistor  
Logic level FET

PHD24N03LT

MECHANICAL DATA

Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads  
(one lead cropped)

SOT428




Fig. 15. SOT428 surface mounting package. Centre pin connected to mounting base.

Notes


1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor  
Logic level FET

PHD24N03LT

**MOUNTING INSTRUCTIONS**

*Dimensions in mm*



*Fig.16. SOT428 : soldering pattern for surface mounting.*

# TrenchMOS™ transistor

## Logic level FET

PHD24N03LT

### DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 1999</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.