

## Preliminary

## Overview

The LC89950 is an IC that provides 1H delay processing for color difference signals used in PAL and SECAM format TV. The LC89950 has two CCD systems, one for the $\mathrm{R}-\mathrm{Y}$ and one for the $\mathrm{B}-\mathrm{Y}$ signal, and drives these CCDs with a 4-MHz clock generated within the IC. It uses a sandcastle-shaped three-value input clock with a 1 H (64 $\mu \mathrm{s})$ period.

## Features

- 5-V single-voltage power supply
- Two input and output systems, one each for R-Y and BY signals
- Takes a sandcastle pulse (SCP) as the input clock, and converts that to a burst gate pulse (BGP) signal internally.
- Generates the CCD drive pulses ( 4 MHz ) from the input clock using a PLL circuit.
- Uses BGP as clamp pulses and clamps the no signal section (back porch) once every horizontal scan period.
- The output signal is in-phase with the input signal


## Functions

- Two on-chip 254.5-bit CCD shift registers
- CCD drive circuits
- Sample-and-hold circuit
- Burst gate pulse detection circuit
- $256 \times$ PLL circuit
- Auto-bias and input clamping circuits
- 4-MHz output circuit


## Package Dimensions

unit: mm
3003A-DIP14


## Specifications

Absolute Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings |  |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | -0.3 to +6.0 | V |
| Allowable power dissipation | Pd max |  | 450 |  |
| Operating temperature | Topr |  | mW |  |
| Storage temperature | Tstg |  | -10 to +60 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |  |

Allowable Operating Ranges at $\mathbf{T a}=\mathbf{2 5}^{\boldsymbol{}} \mathbf{} \mathbf{C}$

| Parameter | Symbol | Conditions | $\min$ | typ | $\max$ | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 4.75 | 5.0 | 5.25 | V |
| Input signal amplitude | $\mathrm{V}_{\operatorname{INPP}(\mathrm{R}-\mathrm{Y})}$ |  |  | 500 | 700 | mV |
|  | $\mathrm{V}_{\operatorname{INPP}(\mathrm{B}-\mathrm{Y})}$ |  |  | 500 | 700 | mV |

Electrical Characteristics at $\mathrm{Ta}=\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{Fscp}=15.625 \mathrm{kHz}$

| Parameter | Symbol | Switch States |  |  |  |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SW1 | SW2 | SW3 | SW4 | Test conditions |  |  |  |  |
| Current drain | IDD | a/b | a | a/b | a/b | 1 | 5 | 10 | 15 | mA |
| Output pin voltage (pin 1) | $\mathrm{V}_{\text {OUT }}(\mathrm{R}-\mathrm{Y})$ | b | a | a/b | a/b | 2 | 0.7 | 1.7 | 2.7 | V |
| Output pin voltage (pin 3) | $\mathrm{V}_{\text {OUT }}(\mathrm{B}-\mathrm{Y})$ | a | a | a/b | a/b | 2 | 0.7 | 1.7 | 2.7 | V |
| Input pin voltage (pin 7) | $\mathrm{V}_{\text {IN }}(\mathrm{R}-\mathrm{Y})$ | b | a | a/b | a/b | 2 | 1.4 | 2.4 | 3.4 | V |
| Input pin voltage (pin 5) | $V_{\text {IN }}(B-Y)$ | a | a | a/b | a/b | 2 | 1.4 | 2.4 | 3.4 | V |
| Voltage gain | $\mathrm{G}_{\mathrm{V}}(\mathrm{R}-\mathrm{Y})$ | a | a | a | a | 3 | -2 | 0 | +2 | dB |
|  | $\mathrm{G}_{\mathrm{V}}(\mathrm{B}-\mathrm{Y})$ | b | a | a | a | 3 | -2 | 0 | +2 | dB |
| Differential voltage gain | $\Delta G_{V}$ | $\mathrm{a} \leftrightarrow \mathrm{b}$ | a | a | a | 3 |  | 0.1 | 0.3 | dB |
| Frequency characteristics | $\mathrm{G}_{\mathrm{f}}(\mathrm{R}-\mathrm{Y})$ | a | a | a | a | 4 | -3 | -1 |  | dB |
|  | $\mathrm{G}_{\mathrm{f}}(\mathrm{B}-\mathrm{Y})$ | b | a | a | a | 4 | -3 | -1 |  | dB |
| Positive phase input linearity +L6 | +L6 (R-Y) | a | a | a | b | 5 | 57 | 60 | 63 | \% |
|  | +L6 (B-Y) | b | a | a | b | 5 | 57 | 60 | 63 | \% |
| Inverted input linearity - L6 | -L6 (R-Y) | a | a | b | b | 5 | 57 | 60 | 63 | \% |
|  | -L6 (B-Y) | b | a | b | b | 5 | 57 | 60 | 63 | \% |
| Clock leakage (4 MHz) | Lclk (R-Y) | a | a | a | a | 6 |  | 7 | 12 | mVrms |
|  | Lclk (B-Y) | b | a | a | a | 6 |  | 7 | 12 | mVrms |
| Noise level | No (R-Y) | a | a | a | b | 7 |  | 1 | 2 | mVrms |
|  | No (B-Y) | b | a | a | b | 7 |  | 1 | 2 | mVrms |
| Output impedance | $Z_{\text {OUT }}(\mathrm{R}-\mathrm{Y})$ | a | $\mathrm{a} \leftrightarrow \mathrm{b}$ | a | a | 8 | 200 | 300 | 400 | $\Omega$ |
|  | $\mathrm{Z}_{\text {OUT }}(\mathrm{B}-\mathrm{Y})$ | b | $\mathrm{a} \leftrightarrow \mathrm{b}$ | a | a | 8 | 200 | 300 | 400 | $\Omega$ |
| Delay time | Td (R-Y) | a | a | a | a | 9 |  | 63.80 |  | $\mu \mathrm{s}$ |
|  | Td (B-Y) | b | a | a | a | 9 |  | 63.80 |  | $\mu \mathrm{s}$ |

## Sandcastle Pulse (Input Clock) Conditions

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input frequency*1 | Fscp |  | 14.625 | 15.625 | 16.625 | kHz |
| Input pulse width | TW bgp |  | 3.0 | 4.0 | 5.0 | $\mu \mathrm{s}$ |
| High level*2 | Vhigh |  | 5.9 | 6.5 | 7.5 | V |
| Mid level*3 | Vmid |  | 2.5 | 3.5 | 4.4 | V |
| Low level | Vlow |  | -0.3 | 0 | 2.5 | V |

Notes: 1. Indicates the synchronization range for the PLL circuit. The delay time changes with the input frequency.
2. Vhigh is the minimum value between $c$ and $d$.
3. Vmid is the maximum value between $a$ and $b$ and between $e$ and $f$

<Sandcastle Pulse Waveform>

## Test Conditions

1. Measure the power-supply current when no input signal is supplied.
2. Measure the pin voltages on each pin when no input signal is supplied.
3. Let $\mathrm{V}_{\text {OUT }}$ be the OUT pin signal amplitude when a $200-\mathrm{kHz} 350-\mathrm{mVp}-\mathrm{p}$ sine wave is input.

Then, the voltage gain $\left(\mathrm{G}_{\mathrm{V}}\right)$ for each of the R-Y and B-Y I/O systems is given by:

$$
\mathrm{G}_{\mathrm{V}}=20 \log \frac{\mathrm{~V}_{\mathrm{OUT}}[\mathrm{mVp}-\mathrm{p}]}{350[\mathrm{mVp}-\mathrm{p}]}[\mathrm{dB}]
$$

The $\mathrm{R}-\mathrm{Y}$ and $\mathrm{B}-\mathrm{Y}$ voltage gains $\left(\Delta \mathrm{G}_{\mathrm{V}}\right)$ are:

$$
\Delta G_{V}=\left|G_{V}(R-Y)-G_{V}(B-Y)\right|
$$

4. Let V1 be the OUT pin output when a $100-\mathrm{kHz} 200-\mathrm{mV}$-p sine wave is input.

Let V2 be the OUT pin output when a $1-\mathrm{MHz} 200-\mathrm{mV}$ p-p sine wave is input.

$$
\mathrm{G}_{\mathrm{f}}=20 \log \frac{\mathrm{~V} 2[\mathrm{mVp}-\mathrm{p}]}{\mathrm{V} 1[\mathrm{mVp}-\mathrm{p}]}[\mathrm{dB}]
$$

5. Input a 5-stage step waveform ( $350 \mathrm{mVp}-\mathrm{p}$ ) and measure the levels a and b in the output signals.

Perform those measurements for both positive phase and inverted signal inputs.
<Positive phase signal input>

<Inverted signal input>

$$
350 \mathrm{mv} \quad-\mathrm{L} 6=\frac{\mathrm{b}}{\mathrm{a}}
$$

6. Measure the noise spectrum of the output signal when no input is supplied and read the $4-\mathrm{MHz}$ peak.
7. Pass the output signal through a $2-\mathrm{MHz}$ low-pass filter and a $100-\mathrm{kHz}$ high-pass filter. Then, measure that output with a noise meter, when no input signal is supplied. Use a $2-\mathrm{MHz}$ low-pass filter with an attenuation of -60 dB at $4-\mathrm{MHz}$.
8. Input a $200-\mathrm{kHz} 350-\mathrm{mVp}-\mathrm{p}$ sine wave.

Let V1 be the OUT pin output when SW2 is set to a.
Let V2 be the OUT pin output when SW2 is set to $b$.

$$
\mathrm{Z}_{\mathrm{O}}=\frac{\mathrm{V} 1[\mathrm{mVp}-\mathrm{p}]-\mathrm{V} 2[\mathrm{mVp}-\mathrm{p}]}{\mathrm{V} 2[\mathrm{mVp}-\mathrm{p}]} \times 500[\Omega]
$$

9. Measure the delay time of the OUT pin output with respect to the input signal. When taking this measurement, exclude the delay associated with the low-pass filter.

## Pin Assignment



Top view
A05800
Note: Pins 1 and 3 are referred to collectively as the "OUT pin."

## Block Diagram



## Test Circuit



Notes: 1. Adjust VR ( $2 \mathrm{k} \Omega$ ) so that the output amplitudes when SW3 is set to the a and $b$ positions are equal
2. LPF is a $2-\mathrm{MHz}$ low-pass filter. Use a filter with an attenuation of -60 dB at 4 MHz .
3. The operational amplifier (AD842JN) is a non-inverting amplifier, and the gain from the SW1 output to the operational amplifier output should be 0 dB.

## Sample Application Circuit



■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.

