TDA5051

FEATURES

- · Full digital carrier generation and shaping
- Modulation/demodulation frequency set by clock adjustment, from microcontroller or on-chip oscillator
- High clock rate of 6 bits D/A (Digital-to-Analog) converter for rejection of aliasing components
- Fully integrated output power stage with overload protection
- Automatic gain control at receiver input
- 8-bit A/D and narrow digital filtering
- Digital demodulation delivering baseband data
- Easy compliance with EN50065-1 with simple coupling network
- Few external components for low cost applications
- SO16 plastic package.

APPLICATIONS

- Home appliance control (air conditioning, shutters, lighting, alarms and so on)
- Energy/heating control
- ASK (Amplitude Shift Keying) data transmission using the home power network.

GENERAL DESCRIPTION

The TDA5051 is a modem IC, specifically dedicated to ASK transmission by means of the home power supply network, at 600 or 1200 baud data rate. It operates from a single 5 V supply.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DD}	supply voltage		4.75	5.0	5.25	٧
I _{DD(tot)}	total supply current	f _{osc} = 8.48 MHz				
	reception mode		_	28	38	mA
	transmission mode (DATA _{IN} = 0)	$Z_L = 30 \Omega$	_	47	68	mA
	power down mode		-	19	25	mA
T _{amb}	operating ambient temperature		0	_	70	°C
f _{cr}	carrier frequency	note 1	95	132.5	148.5	kHz
f _{osc}	oscillator frequency		6.08	8.48	9.504	MHz
V _{o(rms)}	output carrier signal on CISPR16 load (RMS value)		120	_	122	dBμV
V _{i(rms)}	input signal (RMS value)		66	_	122	dΒμV
THD	total harmonic distortion on CISPR16 load with coupling network		_	-55	_	dB
Z _L	load impedance		1	30	_	Ω
BR	baud rate		_	600	1200	bits/s

Note


1. Frequency range corresponding to the EN50065-1 band. However the modem can operate at any lower oscillator frequency.

ORDERING INFORMATION

TYPE		PACKAGE						
NUMBER	NAME	NAME DESCRIPTION VERSION						
TDA5051T	SO16	plastic small outline package: 16 leads; body width 7.5 mm	SOT162-1					

TDA5051

BLOCK DIAGRAM




Home automation modem

TDA5051

PINNING

SYMBOL	PIN	DESCRIPTION
DATA _{IN}	1	digital data input (active LOW)
DATA _{OUT}	2	digital data output (active LOW)
V_{DDD}	3	digital supply voltage
CLK _{OUT}	4	clock output
DGND	5	digital ground
SCANTEST	6	test input (LOW in application)
OSC1	7	oscillator input
OSC2	8	oscillator output
APGND	9	analog ground for power amplifier
TX _{OUT}	10	analog signal output
V_{DDAP}	11	analog supply voltage for power amplifier
AGND	12	analog ground
V_{DDA}	13	analog supply voltage
RX _{IN}	14	analog signal input
PD	15	power-down input (active HIGH)
TEST1	16	test input (HIGH in application)



TDA5051

FUNCTIONAL DESCRIPTION

Both transmission and reception stages are controlled either by the master clock of the microcontroller, or by the on-chip reference oscillator connected to a crystal. This holds for the accuracy of the transmission carrier and the exact trimming of the digital filter, thus making the performance totally independent of application disturbances such as component spread, temperature, supply drift and so on.

The interface with the power network is made by means of a LC network (see Fig.18). The device includes a power output stage able to feed a 120 dB μ V (RMS) signal on a typical 30 Ω load.

To reduce power consumption, the IC is disabled by a power-down input (pin PD): in this mode, the on-chip oscillator remains active and the clock continues to be supplied at pin CLK_{OUT}. For low-power operation in reception mode, this pin can be dynamically controlled by the microcontroller (see Section "Power-down mode").

When the circuit is connected to an external clock generator (see Fig.6), the clock signal must be applied at pin OSC1 (pin 7); OSC2 (pin 8) must be left open. Use of the on-chip clock circuitry is shown in Fig.7.

All logic inputs and outputs are compatible with TTL/CMOS levels, providing an easy connection to a standard microcontroller I/O port.

The digital part of the IC is fully scan-testable. Two digital inputs, SCANTEST and TEST1, are used for production test: these pins must be left open in functional mode (correct levels are internally defined by pull-up/down resistors).

Transmission mode

The carrier frequency is generated by the scanning of a ROM memory under the control of the microcontroller clock or the reference frequency provided by the on-chip oscillator, thus providing strict stability with respect to environmental conditions. High frequency clocking rejects the aliasing components to such an extent that they are filtered by the coupling LC network and do not cause any significant disturbance. The data modulation is applied through pin DATAIN and smoothly applied by specific digital circuitry to the carrier (shaping). Harmonic components are limited in this process, thus avoiding unacceptable disturbance of the transmission channel (according to CISPR16 and EN50065-1 recommendations). A -55 dB total harmonic distortion is reached when using the typical LC coupling network (or an equivalent filter).

The D/A converter and the power stage are set in order to provide a maximum signal level of 122 dB μ V (RMS) at the output.

The output of the power stage (TX_{OUT}) always has to be connected to a decoupling capacitor, because of a DC level of $0.5V_{DD}$ at this pin, present even when the device is not transmitting. This pin also has to be **protected against overvoltage and negative transient signals**. The DC level of TX_{OUT} can be used to bias an unipolar transient suppressor, as shown in the application diagram (see Fig.18).

Direct connection to the mains is done through a LC network for low-cost applications. However, a HF signal transformer could be used when power-line insulation has to be performed.

CAUTION

In transmission mode, the receiving part of the circuit is **not disabled** and the detection of the transmitted signal is normally performed. In this mode, the gain chosen before the beginning of the transmission is stored, and the **AGC** is internally set to –6 dB as long as DATA_{IN} is LOW. Then, the old gain setting is automatically **restored**.

Receiving mode

The input signal received by the modem is applied to a wide range input amplifier with Automatic Gain Control (AGC) (–6 to +30 dB). This is basically for noise performance improvement and signal level adjustment that ensures a maximum sensitivity of the A/D converter. Then an 8 bit A/D conversion is performed, followed by digital bandpass filtering, in order to meet the CISPR normalization and to comply with some additional limitations encountered in current applications. After digital demodulation, the baseband data signal is made available after pulse shaping.

The signal pin (RX_{IN}) is a high-impedance input, which has to be protected and DC decoupled for the same reasons as with pin TX_{OUT}. The high sensitivity (66 dB μ V) of this input requires an efficient 50 Hz rejection filter (realized by the LC coupling network) also used as an anti-aliasing filter for the internal digital processing (see Fig.18).

Home automation modem

TDA5051

Data format

TRANSMISSION MODE

The data input (\overline{DATA}_{IN}) is active LOW: this means that a burst is generated on the line (pin TX_{OUT}) when pin \overline{DATA}_{IN} is LOW.

Pin TX_{OUT} is in high-impedance state as long as the device is not transmitting. Successive logic 1s are treated in a NRZ mode (see pulse shape description in Figs 8 and 9).

RECEIVING MODE

The data output (pin DATA_{OUT}) is active LOW; this means that the data output is LOW when a burst is received. Pin DATA_{OUT} remains LOW as long as a burst is received.

Power-down mode

Power-down input (pin PD) is active HIGH; this means that the power consumption is minimal when pin PD is HIGH. All functions, except clock generation, are disabled then.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD}	supply voltage	4.5	5.5	V
f _{osc}	oscillator frequency	_	12	MHz
T _{stg}	storage temperature	-50	+150	°C
T _{amb}	operating ambient temperature	-10	+80	°C
Tj	junction temperature	_	125	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

Home automation modem

TDA5051

CHARACTERISTICS

 $V_{DDD} = V_{DDA} = 5~V~\pm 5\%;~T_{amb} = 0~to~70~^{\circ}C;~V_{DDD}~connected~to~V_{DDA};~DGND~connected~to~AGND.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Supply							
V_{DD}	supply voltage		4.75	5	5.25	V	
I _{DD(RX/TX)(tot)}	total analog + digital supply current; TX or RX mode	V _{DD} = 5 V ±5%	-	28	38	mA	
I _{DD(PD)(tot)}	total analog + digital supply current; power-down mode	V _{DD} = 5 V ±5%; PD = HIGH	-	19	25	mA	
I _{DD(PAMP)}	power amplifier supply current in transmission mode	$V_{DD} = 5 \text{ V } \pm 5\%;$ $Z_L = 30 \Omega;$ $\overline{\text{DATA}}_{\text{IN}} = \text{LOW}$	_	19	30	mA	
I _{DD} (PAMP)(max)	maximum power amplifier supply current in transmission mode	$V_{DD} = 5 \text{ V } \pm 5\%;$ $Z_{L} = 1 \Omega;$ $\overline{DATA}_{IN} = LOW$	_	76	_	mA	
DATA _{IN} input	, PD input: DATA _{OUT} output, C	LK _{OUT} output				-	
V _{IH}	HIGH-level input voltage		$0.2V_{DD} + 0.9$	_	V _{DD} + 0.5	٧	
V_{IL}	LOW-level input voltage	-0.5		_	0.2V _{DD} - 0.1	٧	
V _{OH}	HIGH-level output voltage	$I_{OH} = -1.6 \text{ mA}$	2.4	_	_	٧	
V _{OL}	LOW-level output voltage	I _{OL} = 1.6 mA	_	_	0.45	٧	
	nd OSC2 output (OSC2 only u ernal clock generator)	sed for driving ex	ternal quartz cı	ystal; mu	ıst be left open	when	
V _{IH}	HIGH-level input voltage		0.7V _{DD}	_	V _{DD} + 0.5	V	
V _{IL}	LOW-level input voltage		-0.5	_	$0.2V_{DD} - 0.1$	٧	
V _{OH}	HIGH-level output voltage	$I_{OH} = -1.6 \text{ mA}$	2.4	_	_	٧	
V _{OL}	LOW-level output voltage	I _{OL} = 1.6 mA	_	_	0.45	٧	
Clock							
f _{osc}	oscillator frequency		6.080	_	9.504	MHz	
f _{osc} f _{cr}	ratio between oscillator and carrier frequency		-	64	-		
f _{osc} f _{CLKOUT}	ratio between oscillator and clock output frequency		_	2	_		

Home automation modem

TDA5051

SYMBOL	PARAMETER	CONDITIONS	CONDITIONS MIN.		MAX.	UNIT
Transmissio	n mode		•	•	•	•
f _{cr}	carrier frequency	f _{osc} = 8.48 MHz	_	132.5	_	kHz
t _{su}	set-up time of the shaped burst	f _{osc} = 8.48 MHz; see Fig.8	_	170	_	μs
t _h	hold time of the shaped burst	f _{osc} = 8.48 MHz; see Fig.8	_	170	-	μs
t _{W(DI)(min)}	minimum pulse width of DATA _{IN} signal	f _{osc} = 8.48 MHz; see Fig.8	_	190	-	μѕ
V _{o(rms)}	output carrier signal (RMS value)	$\frac{Z_L = CISPR16}{DATA_{IN} = LOW}$	120	-	122	dBμV
I _{o(max)}	power amplifier maximum output current (peak value)	$\frac{Z_L = 1}{DATA_{IN}} \Omega;$	_	160	_	mA
Z _o	output impedance of the power amplifier		_	5	-	Ω
V _O	output DC level at TX _{OUT}		_	2.5	_	٧
THD	total harmonic distortion on CISPR16 load with the coupling network (measured on the first ten harmonics)	$\begin{array}{l} V_{o(rms)} = 121 \text{ dB}\mu \\ V \text{ on CISPR16} \\ \text{load;} \\ \underline{f_{osc}} = 8.48 \text{ MHz;} \\ \overline{DATA_{IN}} = LOW \\ \text{(no modulation);} \\ \text{see Figs 3 and 16} \end{array}$	_	- 55	_	dB
B _{-20dB}	bandwidth of the shaped output signal (at -20 dB) on CISPR16 load with the coupling network	$V_{o(rms)}$ = 121 dB μ V on CISPR16 load; f_{osc} = 8.48 MHz; DATA _{IN} = 300 Hz; duty factor = 50%; see Fig.4	_	3000	_	Hz
Reception m	node	•	•	'	•	•
V _{i(rms)}	analog input signal (RMS value)		68	-	122	dBμV
V _I	DC level at pin RX _{IN}		_	2.5	_	V
Z _i	RX _{IN} input impedance		_	50	_	kΩ
R _{AGC}	automatic gain control range			36		dB
t _{c(AGC)}	automatic gain control time constant	f _{osc} = 8.48 MHz; see Fig.5	_	296	_	μs
t _{d(dem)(su)}	demodulation delay set-up time	f _{osc} = 8.48 MHz; see Fig.15	_	410	460	μs
t _{d(dem)(h)}	demodulation delay hold time	f _{osc} = 8.48 MHz; see Fig.15	_	330	380	μѕ
B _{det}	detection bandwidth	f _{osc} = 8.48 MHz	_	3	_	kHz


Home automation modem

TDA5051

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
BER	bit error rate	f _{osc} = 8.48 MHz; 600 baud; S/N = 35 dB; signal 76 dBμV; see Fig.17	_	1	-	1 × 10 ⁻⁴
Power-up tim	ning					
^t d(pu)(TX)	delay between power-up and DATA _{IN} in transmission mode	$ \begin{array}{l} \text{XTAL} = 8.48 \text{ MHz}; \\ \text{C1} = \text{C2} = 27 \text{ pF}; \\ \text{R}_{\text{p}} = 2.2 \text{ M}\Omega; \\ \text{see Fig.10} \end{array} $	_	1	_	μs
t _{d(pu)} (RX)	delay between power-up and DATA _{OUT} in reception mode	$XTAL = 8.48 \text{ MHz};$ $C1 = C2 = 27pF;$ $R_p = 2.2 \text{ M}Ω;$ $f_{RXIN} = 132.5 \text{ kHz};$ $120 \text{ dB}_{\mu}V$ $sinewave;$ $see Fig.11$	_	1	-	μѕ
Power-down	timing			•	•	•
t _{d(pd)(TX)}	delay between PD = 0 and DATA _{IN} in transmission mode	f _{osc} = 8.48 MHz; see Fig.12	_	10	_	μs
t _{d(pd)} (RX)	delay between PD = 0 and DATA _{OUT} in reception mode	f _{osc} = 8.48 MHz; f _{RXIN} = 132.5 kH; 120 dBμV sinewave; see Fig.13	_	500	_	μs
t _{active} (min)	minimum active time with T = 10 ms power-down period in reception mode	$\begin{split} f_{osc} &= 8.48 \text{ MHz;} \\ f_{RXIN} &= 132.5 \text{ kH;} \\ 120 \text{ dB}\mu\text{V} \\ \text{sinewave;} \\ \text{see Fig.14} \end{split}$	_	1	-	μs


Home automation modem


TDA5051



Home automation modem

TDA5051






Home automation modem

TDA5051

TIMING

Configurations for clock






Table 1 Clock oscillator parameters


f _{osc}	f _{cr}	¹½f _{osc}	EXTERNAL COMPONENTS
OSCILLATOR	CARRIER	CLOCK OUTPUT	
FREQUENCY	FREQUENCY	FREQUENCY	
6.080 to 9.504 MHz	95 to 148.5 kHz		C1 = C2 = 27 to 47 pF; R_p = 2.2 to 4.7 M Ω ; XTAL = standard quartz crystal

Home automation modem

TDA5051

Table 2 Calculation of parameters depending of the clock frequency

SYMBOL	PARAMETER	CONDITIONS	UNIT	
f _{osc}	oscillator frequency	with on-chip oscillator: frequency of the crystal quartz; with external clock: frequency of the signal applied at OSC1		
fclkout	clock output frequency	½f _{osc}	Hz	
f _{cr}	carrier frequency/digital filter tuning frequency	¹ / ₆₄ f _{osc}	Hz	
t _{su}	set-up time of the shaped burst	$\frac{23}{f_{cr}}$ or $\frac{1472}{f_{osc}}$	s	
t _h	hold time of the shaped burst	$\frac{23}{f_{cr}}$ or $\frac{1472}{f_{osc}}$	s	
t _{W(DI)(min)}	minimum pulse width of DATA _{IN} signal	$t_{su} + \frac{1}{f_{cr}}$	s	
t _{W(burst)(min)}	minimum burst time of V _{O(DC)} signal	t _{W(DI)(min)} + t _h	s	
t _{c(AGC)}	AGC time constant	2514 f _{osc}	s	
t _{su(demod)}	demodulation set-up time	3700 (≈max.)	s	
t _{h(demod)}	demodulation hold time	3050 _{fosc} (≈max.)	s	



1997 Sep 19

13

Home automation modem


TDA5051

Table 3 Relationship between \overline{DATA}_{IN} and TX_{OUT}

PD	DATA _{IN}	TX _{OUT}
1	X(1)	high impedance
0	1	high impedance (after t _h)
0	0	active with DC offset

Note


1. X = don't care.




Home automation modem

TDA5051


Timing diagrams







Home automation modem

TDA5051









Home automation modem

TDA5051


TEST INFORMATION



TDA5051




TDA5051




TDA5051

APPLICATION INFORMATION




Home automation modem

TDA5051



Main features of the coupling network: 50 Hz rejection >80 dB; anti-aliasing for the digital filter >50 dB at the sampling frequency (V_2 fosc). Input impedance always higher than 10 Ω within the 95 to 148.5 kHz band.


Fig.19 Gain (curve 1) and input impedance (curve 2) of the coupling network (f_{cr} = 132.5 kHz); L = 47 μ H; C = 33 nF.



Main features of the coupling network: 50 Hz rejection >80 dB; anti-aliasing for the digital filter >50 dB at the sampling frequency (V_2 fosc). Input impedance always higher than 10 Ω within the 95 to 148.5 kHz band.

Fig.20 Output voltage versus line impedance (with coupling network); $L = 47 \mu H$; C = 33 nF.

TDA5051




TDA5051

PACKAGE OUTLINE

SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



UNIT	A max.	A ₁	A ₂	Аз	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT162-1	075E03	MS-013AA			-95-01-24 97-05-22	

TDA5051

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.