TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74HC423AP, TC74HC423AF

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

The TC74HC423A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, \overline{A} input (Negative edge), and B input (Positive edge). These inputs are valid for a slow rise/fall time signal (tr=tf=1sec.) as they are schmitt trigger inputs.

After triggering, the output stays in a MONOSTABLE state for a time period determined by the external resistor and capacitor (Rx, Cx). A low level at the $\overline{\text{CLR}}$ input breaks this state. In the MONOSTABLE state, if a new trigger is applied, it extends the MONOSTABLE period (retrigger mode).

Limitations for Cx and Rx are:

External capacitor, Cx No limit

External resistor, Rx ……… $V_{CC}\!=\!2.0V$ more than $5k\Omega$

 $V_{CC} \ge 3.0V$ more than $1k\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:


- High Speed-----t_{pd} = 25ns (typ.) at V_{CC} = 5V
- Low Power Dissipation

Standby State ·········· $I_{CC} = 4\mu A(Max.)$ at Ta = 25°C Active State ········· $I_{CC} = 700\mu A(Max.)$ at $V_{CC} = 5V$


- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance··· $| I_{OH} | = I_{OL} = 4mA(Min.)$
- Balanced Propagation Delays $\cdots t_{pLH} \simeq t_{pHL}$
- Wide Operating Voltage Range ···· V_{CC} (opr.) = 2V~6V
- Pin and Function Compatible with 74LS 423

Note: In the case of using only one circuit, \overline{CLR} should be tied to GND, $Rx/Cx \cdot Cx \cdot Q \cdot \overline{Q}$ should be tied to OPEN, the other inputs should be tied to V_{CC} or GND.





IEC LOGIC SYMBOL



980508EBA2


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

TRUTH TABLE

	INPUTS		OUT	PUTS	NOTE
Ā	В	CLR	Q	Q	NOTE
\Box	Н	Н			OUTPUT ENABLE
Х	L	Н	L	Н	INHIBIT
Н	Х	Н	L	Н	INHIBIT
L		Н		\Box	OUTPUT ENABLE
Х	Х	L	L	Н	RESET

X : Don't Care

BLOCK DIAGRAM



Notes: (1) Cx, Rx, Dx are external.

Capacitor, Resistor, and Diode, respectively.

(2) External clamping diode, Dx;

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied.

If the supply voltage is turned off, Cx is discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ± 20 mA.

In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:


$$t_f \ge (V_{CC} - 0.7) Cx / 20mA$$


(tf is the time between the supply voltage turn off and the supply voltage reaching $0.4~V_{\rm CC}$.)

In the event a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from in rush current.

980508EBA2

The products described in this document are subject to foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 The information contained herein is subject to change without notice.





FUNCTIONAL DESCRIPTION

(1)Stand-by State

The external capacitor Cx is fully charged to V_{CC} in the stand-by state. That means, before triggering, the Q_P and Q_N transistors which are connected to the Rx/Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

(2)trigger operation

Trigger operation is effective in either of the following two cases. First, the condition where the \overline{A} input is low, and the B input has a rising signal; second, where the B input is high, and the \overline{A} input has a falling signal.

After a trigger becomes effective, comparators C1 and C2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N . The voltage level of the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and Q_N turns off. At that moment C1 stops but C2 continues operating.

After Q_N turns off, the voltage at the Rx/Cx starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

Upon the triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage Vref H, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx reaches Vref H, the IC returns to its MONOSTABLE state.

With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, tw (OUT), is as follows:

 $tw(OUT) = 1.0 \cdot Cx \cdot Rx$

(3)Retrigger operation

When a new trigger is applied to input \overline{A} or B while in the MONOSTABLE state, it is effective only if the IC is charging Cx. The voltage level of the Rx/Cx node then falls to Vref L level again. Therefore the Q output stays high if the next trigger comes in before the time period set by Cx and Rx.

If the 2nd trigger is very close to previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger, trr (Min.), depends on V_{CC} and Cx.

(4)Reset operation

In normal operation, \overline{CLR} input is held high. If \overline{CLR} is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also, Q_P turns on and Cx is charged rapidly to V_{CC} .

This means if $\overline{\text{CLR}}$ input is set low, the IC goes into a wait state.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{cc}	− 0.5~7	V
DC Input Voltage	V _{IN}	$-0.5 \sim V_{CC} + 0.5$	V
DC Output Voltage	V _{OUT}	−0.5~V _{CC} + 0.5	V
Input Diode Current	I _{IK}	± 20	mA
Output Diode Current	I _{OK}	± 20	mA
DC Output Current	I _{OUT}	± 25	mA
DC V _{CC} / Ground Current	I _{cc}	± 50	mA
Power Dissipation	P _D	500 (DIP)* / 180 (SOP)	mW
Storage Temperature	T _{stg}	−65~150	°C

^{*500}mW in the range of Ta= $-40^{\circ}\text{C}\sim65^{\circ}\text{C}$. From Ta=65°C to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT						
Supply Voltage	V _{cc}	2~6	V						
Input Voltage	VIN	0~V _{cc}	٧						
Output Voltage	V _{OUT}	0∼V _{cc}	V						
Operating Temperature	Topr	−40~85	°C						
Input Rise and Fall Time (CLR Only)	t _r , t _f	$0 \sim 1000 (V_{CC} = 2.0V)$ $0 \sim 500 (V_{CC} = 4.5V)$ $0 \sim 400 (V_{CC} = 6.0V)$	ns						
External Capacitor	Cx	No Limitation *	F						
External Resistor	Rx	\geq 5K (V _{CC} = 2.0V)* \geq 1K (V _{CC} \geq 3.0V)*	Ω						

^{*} The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of TC74HC423A, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for Rx>1M $\Omega.$

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V _{cc}	Т	a = 25°0	C	Ta = -4	.0~85°C	UNIT
TANAMETER		TEST CONDITION		35	MIN.	TYP.	MAX.	MIN.	MAX.	ONT
High - Level Input Voltage	VIH				1.50 3.15 4.20	1 1 1	_ _ _	1.50 3.15 4.20	 - -	V
Low - Level Input Voltage	VIL			2.0 4.5 6.0	111	111	0.50 1.35 1.80		0.50 1.35 1.80	V
High - Level Output Voltage (Q, Q)	V _{OH}	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -20\mu A$	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	_ _ _	1.9 4.4 5.9		V
		VIH OI VIL	$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5 6.0	4.18 5.68	4.31 5.80	_	4.13 5.63	_	
Low - Level Output Voltage (Q, \overline{Q})	V _{OL}	V _{IN} = V _{IH} or V _{IL}	$I_{OL} = 20 \mu A$	2.0 4.5 6.0	111	0.0 0.0 0.0	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	$\mid \ \ \mid$
		VIH OI VIL	$I_{OL} = 4 mA$ $I_{OL} = 5.2 mA$	4.5 6.0	1 1	0.17 0.18	0.26 0.26	_	0.33 0.33	
Input Leakage Current	I _{IN}	$V_{IN} = V_{C}$	_c or GND	6.0	_		± 0.1	_	± 1.0	
Rx/Cx Terminal Off - State Current	I _{I N}	$V_{IN} = V_{CC}$ or GND		6.0	_	_	± 0.1	_	± 1.0	μΑ
Quiescent Supply Current	I _{CC}	$V_{IN} = V_{CC}$ or GND		6.0	ı	ı	4.0	_	40.0	
Active - State * Supply Current	I _{cc}	V _{I N} = V _C Rx / Cx =	c or GND : 0.5 V _{CC}	2.0 4.5 6.0	111	45 400 0.7	200 500 1.0		260 650 1.3	μΑ μΑ mA

^{*:} per circuit

TIMING REQUIREMENTS (Input $t_r = t_f = 6ns$)

PARAMETER	CVMPOL	TEST CONDITION		Ta =	25°C	Ta = −40~85°C	UNIT
FARAIVIETER	SYMBOL	TEST CONDITION	V _{CC} (V)	TYP.	LIMIT	LIMIT	וואוטן
	t _{W(L)}		2.0	_	75	95	
Minimum Pulse Width			4.5	_	15	19	
	t _{W(H)}		6.0	_	13	16]
			2.0	_	75	95	
Minimum Clear Pulse Width	t _{W(L)}		4.5	_	15	19	
	` ,		6.0	_	13	16	ns
	t _{rem}		2.0	_	5	5	''3
Minimum Clear Removal Time			4.5	_	5	5	
			6.0	_	5	5	
		$Rx = 1K\Omega$	2.0	325	_	_]
		Cx = 100pF	4.5	108	_	-	
Minimum Retrigger Time		Cx = 100pr	6.0	78	_	_	
l Retrigger Time	t _{rr}	$Rx = 1K\Omega$	2.0	5.0	_	_	
			4.5	1.4	_	-	μs
		$Cx = 0.01 \mu F$	6.0	1.2	_	_	'

AC ELECTRICAL CHARACTERISTICS ($C_L = 15pF$, $V_{CC} = 5V$, $Ta = 25^{\circ}C$, Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		_	4	8	
Propagation Delay Time $(\overline{A}, B-Q, \overline{Q})$	t _{pLH} t _{pHL}		_	25	36	ns
Propagation Delay Time $(\overline{CL}-Q, \overline{Q})$	t _{pLH} t _{pHL}		_	16	27	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50pF$, Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION			Ta = 25°C		$Ta = -40 \sim 85^{\circ}C$		UNIT
FARAIVIETER	3 T IVIBUL	TEST CONDITION	$V_{CC}(V)$	MIN.	TYP.	MAX.	MIN.	MAX.	UIVIII
Output Transition Time	t _{TLH}		2.0 4.5 6.0		30 8 7	75 15 13	_ _ _	95 19 16	
Propagation Delay Time $(\overline{A}, B-Q, \overline{Q})$	t _{pLH}		2.0 4.5 6.0	_ _ _	102 29 22	210 42 36	_ _ _	265 53 45	ns
Propagation Delay Time $(\overline{CL} - Q, \overline{Q})$	t _{pLH} t _{pHL}		2.0 4.5 6.0		68 20 16	160 32 27	_ _ _	200 40 34	
	tw _{out}	$\label{eq:cx} \begin{split} \text{Cx} &= 28\text{PF} \\ \text{Rx} &= 6\text{K}\Omega \\ \text{(VCC} &= 2\text{V)} \\ \text{Rx} &= 2\text{K}\Omega \\ \text{(VCC} &= 4.5\text{V,6V)} \end{split}$	2.0 4.5 6.0	111	700 250 210	2000 400 340		2500 500 425	ns
Output Pulse Width		$\mathbf{C}\mathbf{x} = 0.01\mu\mathbf{F}$ $\mathbf{R}\mathbf{x} = 10\mathbf{K}\Omega$	2.0 4.5 6.0	90 95 95	110 105 105	130 115 115	90 95 95	130 115 115	μs
		$Cx = 0.1 \mu F$ $Rx = 10 K\Omega$	2.0 4.5 6.0	0.9 0.9 0.9	1.0 1.0 1.0	1.2 1.1 1.1	0.9 0.9 0.9	1.2 1.1 1.1	ms
Output Pulse Width Error Between Circuits (In same Package)	∆ tw _{OUT}				± 1	_			%
Input Capacitance	C _{IN}			_	5	10	_	10	
Power Dissipation Capacitance		Note (1)		_	162	_	_	_	pF

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

 I_{CC} (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot Duty / 100 + I_{CC} / 2$ (per circuit)


(I_{CC}': Active Supply Current)

(Duty: %)


OUTPUT PULSE WIDTH CONSTANT K-SUPPLY VOLTAGE (TYPICAL)



 t_{WOUT} - Cx CHARACTERISTICS (TYP.)




t_{rr} - V_{CC} CHARACTERSTICS (TYP.)



DIP 16PIN OUTLINE DRAWING (DIP16-P-300-2.54A)

Unit in mm



SOP 16PIN (200mil BODY) OUTLINE DRAWING (SOP16-P-300-1.27)

Unit in mm

