

# **64Mbit SDRAM**

*2M x 8Bit x 4 Banks  
Synchronous DRAM  
LVTTL*

**Revision 0.0**

**May 1999**

\* Samsung Electronics reserves the right to change products or specification without notice.

## Revision History

### Revision 0.0 (May 15, 1999)

- Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER.
- Skip ICC4 value of CL=2 in DC characteristics in datasheet.
- Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.
- Eliminated FREQUENCY vs.PARAMETER RELATIONSHIP TABLE.
- Symbol Change Notice

Before		After	
I <sub>IL</sub>	Input leakage current (inputs)	I <sub>LI</sub>	Input leakage current
I <sub>IL</sub>	Input leakage current (I/O pins)		
I <sub>OL</sub>	Output open @ DC characteristic table	I <sub>O</sub>	Output open @ DC characteristic table

- Test Condition in DC CHARACTERISTIC Change Notice

Symbol	Before	After
I <sub>CC2P</sub> , I <sub>CC3P</sub>	CKE $\leq$ V <sub>IL</sub> (max), tcc = 15ns	CKE $\leq$ V <sub>IL</sub> (max), tcc = 10ns
I <sub>CC2N</sub> , I <sub>CC3N</sub>	CKE $\geq$ V <sub>IH</sub> (min), CS $\geq$ V <sub>IH</sub> (min), tcc = 15ns Input signals are changed one time during 30ns	CKE $\geq$ V <sub>IH</sub> (min), CS $\geq$ V <sub>IH</sub> (min), tcc = 10ns Input signals are changed one time during 20ns
I <sub>CC4</sub>	2 Banks activated	4 Banks activated

**2M x 8Bit x 4 Banks Synchronous DRAM****FEATURES**


- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS latency (2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K Cycle)

**GENERAL DESCRIPTION**

The KM48S8030D is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


**ORDERING INFORMATION**

Part No.	Max Freq.	Interface	Package
KM48S8030DT-G/FA	133MHz(CL=3)	LVTTL	54 TSOP(II)
KM48S8030DT-G/F8	125MHz(CL=3)		
KM48S8030DT-G/FH	100MHz(CL=2)		
KM48S8030DT-G/FL	100MHz(CL=3)		

**FUNCTIONAL BLOCK DIAGRAM**

\* Samsung Electronics reserves the right to change products or specification without notice.

## PIN CONFIGURATION (Top view)



## PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 7	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

# KM48S8030D

CMOS SDRAM

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	Pd	1	W
Short circuit current	Ios	50	mA

**Note :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	VOH	2.4	-	-	V	IOH = -2mA
Output logic low voltage	VOL	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

**Notes :** 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input  $0V \leq V_{IN} \leq V_{DDQ}$ .

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

## CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	CCLK	2.5	4.0	pF	1
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	5.0	pF	2
Address	CADD	2.5	5.0	pF	2
DQ0 ~ DQ7	COUT	4.0	6.5	pF	3

**Notes :** 1. -A only specify a maximum value of 3.5pF

2. -A only specify a maximum value of 3.8pF

3. -A only specify a maximum value of 6.0pF

# KM48S8030D

# CMOS SDRAM

## DC CHARACTERISTICS


(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	Version				Unit	Note
			-A	-8	-H	-L		
Operating current (One bank active)	Icc1	Burst length = 1 tRC ≥ tRC(min) IO = 0 mA	75	75	70	70	mA	1
Precharge standby current in power-down mode	Icc2P	CKE ≤ VIL(max), tcc = 10ns	1				mA	
	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞	1					
Precharge standby current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	15				mA	
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	6					
Active standby current in power-down mode	Icc3P	CKE ≤ VIL(max), tcc = 10ns	3				mA	
	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	3					
Active standby current in non power-down mode (One bank active)	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	25				mA	
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	15				mA	
Operating current (Burst mode)	Icc4	IO = 0 mA Page burst 4Banks Activated tCCD = 2CLKs	115	110	95	95	mA	1
Refresh current	Icc5	tRC ≥ tRC(min)	135	130	125	125	mA	2
Self refresh current	Icc6	CKE ≤ 0.2V	G	1				mA
			F	400				uA


- Notes :**
1. Measured with outputs open.
  2. Refresh period is 64ms.
  3. KM48S8030DT-G\*\*
  4. KM48S8030DT-F\*\*
  5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)

AC OPERATING TEST CONDITIONS ( $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = 0$  to  $70^\circ C$ )

Parameter	Value	Unit
Input levels ( $V_{ih}/V_{il}$ )	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

## OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version				Unit	Note
		-A	-8	-H	-L		
Row active to row active delay	t <sub>RRD(min)</sub>	15	16	20	20	ns	1
RAS to CAS delay	t <sub>RC(min)</sub>	20	20	20	20	ns	1
Row precharge time	t <sub>RP(min)</sub>	20	20	20	20	ns	1
Row active time	t <sub>TRAS(min)</sub>	45	48	50	50	ns	1
	t <sub>TRAS(max)</sub>	100				us	
Row cycle time	t <sub>RC(min)</sub>	65	68	70	70	ns	1
Last data in to row precharge	t <sub>RD(min)</sub>	2				CLK	2
Last data in to Active delay	t <sub>DAL(min)</sub>	2 CLK + 20 ns					
Last data in to new col. address delay	t <sub>CAL(min)</sub>	1				CLK	2
Last data in to burst stop	t <sub>BAL(min)</sub>	1				CLK	2
Col. address to col. address delay	t <sub>CCD(min)</sub>	1				CLK	3
Number of valid output data	CAS latency=3	2				ea	4
	CAS latency=2	-					

- Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.  
 2. Minimum delay is required to complete write.  
 3. All parts allow every cycle column address change.  
 4. In case of row precharge interrupt, auto precharge and read burst stop.

**AC CHARACTERISTICS**(AC operating conditions unless otherwise noted)

Parameter		Symbol	-A		-8		-H		-L		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	7.5	1000	8	1000	10	1000	10	1000	ns	1
	CAS latency=2		-		-		10		12			
CLK to valid output delay	CAS latency=3	tsAC		5.4		6		6		6	ns	1,2
	CAS latency=2			-		-		6		7		
Output data hold time	CAS latency=3	toH	2.7		3		3		3		ns	2
	CAS latency=2		-		-		3		3			
CLK high pulse width		tCH	2.5		3		3		3		ns	3
CLK low pulse width		tCL	2.5		3		3		3		ns	3
Input setup time		tSS	1.5		2		2		2		ns	3
Input hold time		tSH	0.8		1		1		1		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		6		6		6	ns	
	CAS latency=2			-		-		6		7		

- Notes :**
1. Parameters depend on programmed CAS latency.
  2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
  3. Assumed input rise and fall time (tr & tf) = 1ns.
- If tr & tf is longer than 1ns, transient time compensation should be considered,  
i.e., [(tr + tf)/2-1]ns should be added to the parameter.


**DQ BUFFER OUTPUT DRIVE CHARACTERISTICS**

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~1.8V	2.0	2.9	5.0	Volts/ns	1,2


- Notes :**
1. Rise time specification based on 0pF + 50 Ohms to Vss, use these values to design to.
  2. Fall time specification based on 0pF + 50 Ohms to VDD, use these values to design to.
  3. Measured into 50pF only, use these values to characterize to.
  4. All measurements done with respect to Vss.

**IBIS SPECIFICATION** **$I_{OH}$  Characteristics (Pull-up)**

Voltage (V)	100MHz Min	100MHz Max	66MHz Min
	I (mA)	I (mA)	I (mA)
3.45		-2.4	
3.3		-27.3	
3.0	0.0	-74.1	-0.7
2.6	-21.1	-129.2	-7.5
2.4	-34.1	-153.3	-13.3
2.0	-58.7	-197.0	-27.5
1.8	-67.3	-226.2	-35.5
1.65	-73.0	-248.0	-41.1
1.5	-77.9	-269.7	-47.9
1.4	-80.8	-284.3	-52.4
1.0	-88.6	-344.5	-72.5
0.0	-93.0	-502.4	-93.0


 **$I_{OL}$  Characteristics (Pull-down)**

Voltage (V)	100MHz Min	100MHz Max	66MHz Min
	I (mA)	I (mA)	I (mA)
0	0.0	0.0	0.0
0.4	27.5	70.2	17.7
0.65	41.8	107.5	26.9
0.85	51.6	133.8	33.3
1	58.0	151.2	37.6
1.4	70.7	187.7	46.6
1.5	72.9	194.4	48.0
1.65	75.4	202.5	49.5
1.8	77.0	208.6	50.7
1.95	77.6	212.0	51.5
3	80.3	219.6	54.2
3.45	81.4	222.6	54.9




**V<sub>DD</sub> Clamp @ CLK, CKE, CS, DQM & DQ**

V <sub>DD</sub> (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31

**V<sub>SS</sub> Clamp @ CLK, CKE, CS, DQM & DQ**

V <sub>SS</sub> (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0



## SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note		
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2		
Refresh	Auto refresh		H	H	L	L	L	H	X	X			3	
	Self refresh			L						X			3	
	Exit	L	H	L	H	H	H	X	X			3		
				H	X	X	X					3		
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address			
Read & column address		Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address (A0 ~ A8)	4
		Auto precharge enable										H		4,5
Write & Column Address		Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address (A0 ~ A8)	4
		Auto precharge enable										H		4,5
Burst stop			H	X	L	H	H	L	X	X				6
Precharge		Bank selection		H	X	L	L	H	L	X	V	L	X	
		All banks									X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X					
				L	V	V	V							
Precharge power down mode	Exit	L	H	X	X	X	X	X	X					
				L	H	H	H							
	Entry	H	L	H	X	X	X	X	X					
				L	H	H	H							
DQM			H	X				V	X			7		
No operation command	H	X	H	X	X	X	X	X	X					
				L	H	H	H							

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

**Notes :** 1. OP Code : Operand code

A0 ~ A11 &amp; BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)