

LB1881V

Three-Phase Brushless Motor Driver

Overview

The LB1881V is a three-phase brushless motor driver IC designed for use as a camcorder capstan or drum motor driver, or as a digital audio tape player/recorder motor driver.


Features

- 120° voltage linear system
- Appropriate for portable applications, since the LB1881M reduces system power requirements by using motor voltage control for speed control.
- · Built-in torque ripple compensation circuit
- Small external capacitances due to the adoption of a soft switching technique (chip capacitor).
- · Built-in thermal shutdown circuit
- · Built-in FG amplifier

Package Dimensions

unit: mm

3175A-SSOP24



Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{CC} 1 max		7	V
	V _{CC} 2 max		12	V
	V _S max	· ·	V _{CC} 2	V
Output applied voltage	V _O max		V _S + 2	V
Input applied voltage	V _I max	All input pins	V _{CC} 1	V
Output current	I _O max		1.0	A
Allowable power dissipation	Pd max		0.5	W
Operating temperature	Topr		-20 to +75	~℃
Storage temperature	T _{stg}		-55 to +150	~℃

Allowable Operating Ranges at Ta = 25°C

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{CC} 1	V _{CC} 1 ≤ V _{CC} 2	4.0 to 6.0	v
	V _{CC} 2		4 to 10	V
	٧s		Up to V _{CC} 2	٧

Electrical Characteristics at Ta = 25°C, $V_{CC}1$ = 5 V, $V_{CC}2$ = 7 V, V_S = 3 V


Parameter	Symbol	Condition	Rating			Unit	Note
	Cymbo.		min	typ	max	Oi iii	140.6
Supply current	l _{CC} 1	V _{BR} = 5 V		3.0	5.0	mA	<u> </u>
	l _{CC} 2	V _{BR} = 5 V		6.5	10.0	mA	
	Is	V _{BR} = 5 V, R _L = ∞			5.0	mA	
Output quiescent current	Iccoo	V _{STBY} ≈ 0 V			100	μΑ	
	Isoo	V _{STBY} ≈ 0 V, R _L ≈ ∞			150	μA	<u></u>
Output saturation voltage	V _{O(sat)}	I _{OUT} = 0.6 A, sink + source			1.7	v	
Output TRS withstand voltage	V _{O(sus)}	I _{OUT} = 20 mA	12	<u> </u>		V	1
Output quiescent voltage	Voa	V _{BA} = 5 V	1.45	1.55	1.65	V	
Hall amplifier input offset voltage	V _{HOFFSET}		5		+5	mV	1
Hall amplifier common mode input voltage range	V _{НСОМ}		1.4		2.8	V	
Hall I/O voltage gain	gv _{HO}	Rangle = 8.2 kΩ	34.0	37.0	40.0	dB	
Brake pin high level voltage	V _{BRH}		2.0			V	
Brake pin low level voltage	VBRL				0.8	V	
Brake pin input current	I _{BRIN}				120	μА	
Brake pin leakage current	IBRLEAK				-30	μА	
FRC pin high level voltage	V _{FRCH}		2.8			V	
FRC pin low level voltage	V _{FRCL}				1.2	V	
FRC pin Input current	IFRCIN		 		100	μA	
FRC pin leakage current	IFRCLEAK				-30	μA	
Upper side residual voltage	V _{XH}	I _{OUT} = 100 mA, V _{CC} 2 = 6 V, V _S = 2 V	0.285		0.455	v	†
Lower side residual voltage	V _{XL}	I _{OUT} = 100 mA, V _{CC} 2 = 6 V, V _S = 2 V	0.350		0.440	V	
Residual voltage inflection point	V _{SAVX}	I _{OUT} = 100 mA, V _{CC} 2 = 6 V		0.9		v	1
Overtap level	OL	$V_{CC}2 = 6 \text{ V}, V_S = 3 \text{ V}, R_L = 100 \Omega \text{ (Y)}$	60	70	80	%	
Overlap vertical difference	ΔOL	$V_{CC}2 = 6 \text{ V}, V_S = 3 \text{ V}, R_L = 100 \Omega \text{ (Y)}$	-10	0	+10	%	
Standby on voltage	V _{STBYL}		-0.2		+0.8	V	2
Standby off voltage	V _{STBYH}		2		5	V	
Standby pin bias current	I _{STBYIN}				100	μΑ	
Thermal protection circuit operating temperature	T _{TSD}		150	180	210	°C	1
Thermal protection circuit hysteresis	ΔT _{TSO}			15	l	°C	1
[FG amp]	·····•	-	1		·	L	
FG amplifier input offset voltage	V _{FG} OFFSET		-8		+8	mV	
Open loop voltage gain	GV _{FG}	f = 10 kHz		43		dΒ	
Source output saturation voltage	V _{FG} OU	l _O = −2 mA	3.7			V	
Sink output saturation voltage	V _{FG OD}	f _O = 2 mA	·		1.3	V	
Common mode signal exclusion ratio	GHR		<u> </u>	80		dB	1
FG amplifier common mode input voltage range	V _{FG} CH		0		3.5	٧	
Phase margin	фМ			20		deg	1
Schmitt amplifier threshold voltage	V _{FGS} SH	V _{FGIN} * = 2.5 V, when V _{FGOUT} 2 goes from high to low	2.45	2.50	2.55	٧	
Schmitt amplifier hysteresis width	V _{FGS HIS}	V _{FGIN} + = 2.5 V	20	40	60	mV	
 							∟

Note: 1. These are target settings, and are not measured. The overlap ratings are taken as test ratings without change.


2. When the standby pin is open the IC will be in the standby state.


- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Pin Assignment (top view)



Block Diagram





Pin Functions

Unit (resistance: Ω)

D:- N-	Complete	O) - · · - (-	Onit (resistance: \17)	
Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin function
3	V _S	< V _{CC} 2		Power supply input that determines the output amplitude. It must be set to a voltage lower than Vcc2.
4	V _{CC} 2	4 to 10 V		Power supply for power amplifier systems other than motor drive transistors. Power supply pin that provides voltage for blocks other than control blocks supplied by V _{CC} 1.
5	V _{CC} 1	4 to 6 V		Power supply that provides voltage for the Hall amplifier, the forward/reverse circuit, the FG amplifier, and the thermal shutdown circuit.
6	ST. BY	(H): 2.0 V max (L): 0.8 V min (When V _{CC} 1 is 5 V)	50k ¥	All circuits can be made inoperative either by connecting this pin to GND, or by leaving it open. In that state the supply current will be approximately 0 µA. Hold at 2 V or higher during normal operation.
			100k \$ 100k \$ 100k \$ A01401	
7	ANGLE		VCC1	Connect a resistor between this pin and GND. Changing the value of this resistor will change the Hall input-output gain (motor waveform slope).
			VCC1 \$200 \$ A01402	
9	FG _{IN} *	0 V min 3.5 V max (When V _{CC} 1 is 5 V)	VCC1 200 200 A01403	FG signal input pin
11	FG _{OUT} 1		VCC1 36₹ 38₹ 11) MO1404	FG amplifier output pin


Continued on next page

Continued from preceding page

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin function
12	FG _{OUT} 2			FG Schmitt amplifier output pin
			VCC1 12 A01405	
14	FRC	(H): 2.8 V min (L): 1.2 V max (When V _{CC} 1 is 5 V)	VCC1 100k W A01406	Pin for setting the motor to forward or reverse rotation Low level: Forward rotation (under 1.2 V: when V _{CC} 1 is 5 V) High level: Reverse rotation (over 2.8 V: when V _{CC} 1 is 5 V)
15	BR	(H): 2.0 V min (L): 0.8 V max	VCC2 VCC1 50k 50k A01407	Motor brake pin Low level: Motor drive (under 0.8 V) High level: Motor brake (over 2.0 V)
16	W _{IN} 2	1.4 V min 2.8 V max		W phase Hall element input pins. Logic high is defined to be states where
17 18	W _{IN} 1 V _{IN} 2	(When V _{CC} 1 is 5 V)	VCC1	W _{IN} 1 > W _{IN} 2.
19	V _{IN} 1		_ T	V phase Hall element input pins. Logic high is defined to be states where
20 21	U _{IN} 2 U _{IN} 1		21	V _{IN} 1 > V _{IN} 2. U phase Hall element input pins. Logic high is defined to be states where U _{IN} 1 > U _{IN} 2.
22	$R_{\mathbf{f}}$			Output transistor GND
23	U _{OUT}		• Vs	Output pin
24 2	Vout Wout		23 W 24 2 W 777 O R f	
I	SUBGND			GND for all circuits other than output transistors.
13	GND	, a		

Application Circuit Example



Logic Value Table

	Source	Input			Forward/reverse contro
	Sink	U	V	W	F/RC
1	W phase → V phase	н	н	L	L
<u> </u>	V phase → W phase				Н
2	W phase → U phase		L	L	i.
	U phase → W phase	н			Н
3	V phase → W phase		L	н	
3	W phase → V phase	ㅋ -			Н
4	U phase → V phase		н	L	· i
	V phase → U phase	1 			Н
5	V phase → U phase	-,	L	н	
	U phase → V phase	н			Н
	U phase → W phase			 	
6	W phase → U phase	L	н	н	н -

High: For each phase, the input 1 potential is at least 0.2 V higher than the input 2 potential. Low. For each phase, the input 1 potential is at least 0.2 V lower than the input 2 potential.

Forward/reverse control: High: 2.8 V to V_{CC}1 Low: 0 to 1.2 V