



## N-Channel 80-V (D-S) MOSFET

**175°C Rated**  
Maximum Junction Temperature  
**TrenchFET®**  
Power MOSFETs

<b>PRODUCT SUMMARY</b>		
<b><math>V_{DS}</math> (V)</b>	<b><math>r_{DS(on)}</math> (<math>\Omega</math>)</b>	<b><math>I_D</math> (A)</b>
80	0.035 @ $V_{GS} = 10$ V	6.2
	0.040 @ $V_{GS} = 6.0$ V	5.8



Ordering Information: Si4480EY  
Si4480EY-T1 (with Tape and Reel)



<b>ABSOLUTE MAXIMUM RATINGS (<math>T_A = 25^\circ C</math> UNLESS OTHERWISE NOTED)</b>				
Parameter	Symbol	Limit		Unit
Drain-Source Voltage	$V_{DS}$	80		V
Gate-Source Voltage	$V_{GS}$			
Continuous Drain Current ( $T_J = 175^\circ C$ ) <sup>a, b</sup>	$T_A = 25^\circ C$	6.2	$I_D$	A
	$T_A = 70^\circ C$			
Pulsed Drain Current	$I_{DM}$	40		
Continuous Source Current (Diode Conduction) <sup>a, b</sup>	$I_S$	2.5		
Maximum Power Dissipation <sup>a, b</sup>	$T_A = 25^\circ C$	3	$P_D$	W
	$T_A = 70^\circ C$	2.1		
Operating Junction and Storage Temperature Range	$T_J, T_{Stg}$	-55 to 175		°C

<b>THERMAL RESISTANCE RATINGS</b>				
Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$t \leq 10$ sec	$R_{thJA}$	40	50
	Steady State		85	100
Maximum Junction-to-Lead	Steady State	$R_{thJL}$	20	24

Notes

- a. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
- b.  $t \leq 10$  sec.



**SPECIFICATIONS ( $T_J = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**







Parameter	Symbol	Test Condition	Min	Typ <sup>b</sup>	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$		1		$\mu\text{A}$
		$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		20		
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 6.2 \text{ A}$		0.026	0.035	$\Omega$
		$V_{GS} = 6.0 \text{ V}, I_D = 5.8 \text{ A}$		0.030	0.040	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 6.2 \text{ A}$		25		S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 2.1 \text{ A}, V_{GS} = 0 \text{ V}$			1.2	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = 40 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 6.2 \text{ A}$		30	50	nC
Gate-Source Charge	$Q_{gs}$			9		
Gate-Drain Charge	$Q_{gd}$			5.6		
Gate Resistance	$R_g$	$V_{DD} = 40 \text{ V}, R_L = 30 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$	1.5		4.0	$\Omega$
Turn-On Delay Time	$t_{d(\text{on})}$			12.5	25	ns
Rise Time	$t_r$			12.5	25	
Turn-Off Delay Time	$t_{d(\text{off})}$			52	80	
Fall Time	$t_f$			22	40	
Source-Drain Reverse Recovery Time	$t_{rr}$		$I_F = 2.1 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$	50	80	

Notes

- a. For design aid only; not subject to production testing.
- b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**


**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

