# DRAM

# 1 MEG x 4 DRAM

STANDARD OR LOW POWER, EXTENDED REFRESH

### **FEATURES**

- 1,024-cycle refresh distributed across 16ms (MT4C4001J) or 128ms (MT4C4001J L)
- Industry-standard x4 pinout, timing, functions and
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and BATTERY BACKUP (BBU) (MT4C4001)
- FAST-PAGE-MODE access cycle
- Low power, 1mW standby; 275mW active, typical (MT4C4001J L)

### **OPTIONS** MARKING Timing 60ns access 70ns access -7 80ns access Packages Plastic SOI (300 mil) Plastic TSOP (300 mil)\* TG Plastic ZIP (400 mil) Version 1,024-cycle refresh in 16ms None 1,024-cycle refresh in 128ms

Part Number Example: MT4C4001JDJ-6 L

## **GENERAL DESCRIPTION**

The MT4C4001J L is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. READ and WRITE cycles are selected with the  $\overline{WE}$  input. A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pins, the outputs (Qs) are activated and retain the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a

# PIN ASSIGNMENT (Top View)

<b>20-Pi</b> i (D0		<b>20-Pin ZIP</b> (DB-2)
DQ1 4 1 DQ2 42 WE 43 RAS 44 A9 45	26 D Vss 25 D DQ4 24 D DQ3 23 D CAS 22 D OE	OE 1 2 2 CAS DQ3 3 2 4 DQ4 VSs 5 5 2 6 DQ1 DQ2 7 2 16 DQ1 FAS 9 2 18 WE FAS 9 1 10 10 10 10 10 10 10 10 10 10 10 10 1
A0 d9 A1 d10 A2 d11 A3 d12 Vcc d13	18 D A8 17 D A7 16 D A6 15 D A5 14 D A4	A2 13 === 14 A3 Vcc 15 === 16 A4 A5 17 === 18 A6 A7 19 === 20 A8
<b>20-Pin</b> (DE		<b>20-Pin TSOP*</b> (DD-1)
DQ1 @ 1 DQ2 @ 2 WE @ 3 RAS @ 4 A9 @ 5	26 D Vss 25 D DQ4 24 D DQ3 23 D CAS 22 D OE	V86 12 25 2 20 002 D03 12 24 3 10 FE CAS 12 3 4 10 FAS OE 12 20 10 5 10 A9

\*Consult factory on availability of reverse pinout TSOP packages.


READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by WE and OE.

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobedin by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the

RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS addresses (A0-A9) are executed at least every 16ms for the MT4C4001J and every 128ms for the MT4C4001J L, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS addressing.

# **FUNCTIONAL BLOCK DIAGRAM FAST-PAGE-MODE**



\*NOTE: 1. WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE)

2. CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)



### **TRUTH TABLE**

FUNCTION						ADDRE	SSES	DATA-IN/OUT	
		RAS	CAS	WE	ŌE	¹R	¹C	DQ1-DQ4	
Standby		Н	H→X	Х	Х	Х	Х	High-Z	
READ		L	L	Н	L	ROW	COL	Data-Out	
EARLY-WRITE		L	L	L	Х	ROW	COL	Data-In	
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	L	ROW	COL	Data-Out	
READ	2nd Cycle	L	H→L	Н	L	n/a	COL	Data-Out	
FAST-PAGE-MODE	1st Cycle	L	H→L	L	Х	ROW	COL	Data-In	
EARLY-WRITE	2nd Cycle	L	H→L	L	Х	n/a	COL	Data-In	
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS-ONLY REFRESH		L	Н	Х	Х	ROW	n/a	High-Z	
HIDDEN	READ	L→H→L	L	Н	L	ROW	COL	Data-Out	
REFRESH	WRITE	L→H→L	L	L	Х	ROW	COL	Data-In	
CBR REFRESH		H→L	L	Н	Х	Х	Х	High-Z	
BBU REFRESH (MT4C	4001J L only)	H→L	L	Н	Х	Х	X	High-Z	

# MICHON

MT4C4001J(L) 1 MEG x 4 DRAM

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Vss .....-1V to +7V Operating Temperature, TA (ambient)......0°C to +70°C Storage Temperature (plastic) .....-55°C to +150°C Power Dissipation ......1W Short Circuit Output Current ......50mA \*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) ( $Vcc = 5V \pm 10\%$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	Vін	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ Vin ≤ 6.5V (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS	Vон	2.4		V	
Output High Voltage (Ιουτ = -5mA) Output Low Voltage (Ιουτ = 4.2mA)	Vol		0.4	٧	

				MAX			
PARAMETER/CONDITION	VERSION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)		lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS)	MT4C4001J	Icc2	1	1	1_	mA	
$\overline{(RAS} = \overline{CAS} = Vcc - 0.2V)$	MT4C4001J L	lcc2	200	200	200	μA	ļ
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Single Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])		lcc3	110	100	90	μА	3, 4, 30
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC [MIN])		Icc4	80	70	60	μА	3, 4, 30
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = VIH: RC = RC [MIN])		lcc5	110	100	90	μА	3, 30
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC [MIN])		Icc6	110	100	90	μΑ	3, 5
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = <sup>†</sup> RAS (MIN) to 300ns; WE, A0-A9 and DIN = Vcc -0.2V or 0.2V; (DIN may be left open); <sup>†</sup> RC = 125µs (1,024 rows at 125µs = 128ms)	MT4C4001J L	lcc7	300	300	300	μА	3, 5, 7, 28

## **CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Ci1		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	Ci2		7	pF	2
Input/Output Capacitance: DQ	Сю		7	ρF	2

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ( $Vcc = 5V \pm 10\%$ )

AC CHARACTERISTICS			-6	-7			-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>t</sup> RC	110		130		150		ns	
READ-WRITE cycle time	<sup>t</sup> RWC	150		180		200		ns	
FAST-PAGE-MODE	<sup>t</sup> PC	35		40		45		ns	
READ or WRITE cycle time									
FAST-PAGE-MODE	<sup>†</sup> PRWC	85		100		105		ns	
READ-WRITE cycle time									
Access time from RAS	<sup>t</sup> RAC		60		70		80	ns	14
Access time from CAS	<sup>t</sup> CAC		15		20		20	ns	15
Output Enable	'OE		15		20		20	ns	23
Access time from column-address	†AA		30		35		40	ns	
Access time from CAS precharge	<sup>t</sup> CPA		35		40	***	45	ns	
RAS pulse width	tRAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST-PAGE-MODE)	<sup>t</sup> RASP	60	200,000	70	200,000	80	200,000	ns	
RAS hold time	<sup>t</sup> RSH	15		20		20	1	ns	
RAS precharge time	tRP	40	1	50		60		ns	
CAS pulse width	¹CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	<sup>t</sup> CSH	60		70		80	130,000	ns	
CAS precharge time (CBR REFRESH)	¹CPN	10		10	<del>                                     </del>	10		ns	16
CAS precharge time (FAST-PAGE-MODE)	<sup>t</sup> CP	10		10	1	10	<del> </del>	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	17
CAS to RAS precharge time	<sup>t</sup> CRP	10	† 1	10		10	<del>                                     </del>	ns	
Row-address setup time	<sup>†</sup> ASR	0		0		0	<del> </del>	ns	
Row-address hold time	<sup>t</sup> RAH	10	† · · · · · · · · · · · · · · · · · · ·	10		10	<del>                                     </del>	ns	
RAS to column- address delay time	<sup>t</sup> RAD	15	30	15	35	15	40	ns	18
Column-address setup time	tASC	0	T	0	1	0	<del>                                     </del>	ns	
Column-address hold time	<sup>t</sup> CAH	10		15	<del>                                     </del>	15	<del>                                      </del>	пѕ	
Column-address hold time (referenced to RAS)	<sup>t</sup> AR	50		55		60		ns	
Column-address to RAS lead time	†RAL	30		35		40		пѕ	
Read command setup time	¹RCS	0	1	0	<del>                                     </del>	0		ns	
Read command hold time (referenced to CAS)	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	<sup>t</sup> RRH	0		0		0		ns	19
CAS to output in Low-Z	¹CLZ	0		0		0	<u> </u>	ns	
Output buffer turn-off delay	¹OFF	3	15	3	20	3	20	ns	20, 29

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (Vcc = 5V ±10%)

AC CHARACTERISTICS			-6	-7		-8			
PARAMETER	SYM	MIN	MAX	MAX MIN		MIN	MAX	UNITS	NOTES
WE command setup time	¹wcs	0		0		0		ns	21, 27
Write command hold time	¹WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	¹WCR	45		55		60		ns	
Write command pulse width	tWP	10		15		15		ns	
Write command to RAS lead time	†RWL	15		20		20		ns	
Write command to CAS lead time	†CWL	15		20		20		ns	
Data-in setup time	<sup>t</sup> DS	0		0		0	<u> </u>	ns	22
Data-in hold time	tDH	10		15		15		ns	22
Data-in hold time (referenced to RAS)	†DHR	45		55		60		ns	
RAS to WE delay time	<sup>t</sup> RWD	90		100		110		ns	21
Column-address to WE delay time	<sup>t</sup> AWD	55		65		70		ns	21
CAS to WE delay time	tCMD	40		50		50		ns	21
Transition time (rise or fall)	ч	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles) MT4C4001J / MT4C4001J L	'REF		16 / 128		16 / 128		16 / 128	ms	
RAS to CAS precharge time	tRPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	<sup>t</sup> CSR	10		10		10		ns	5
CAS hold time (CBR REFRESH)	tCHR	10		10		10		ns	5
WE hold time (CBR REFRESH)	tWRH	10		10		10		ns	25
WE setup time (CBR REFRESH)	WRP	10		10		10		ns	25
WE hold time (WCBR test cycle)	†WTH	10		10		10		ns	25
WE setup time (WCBR test cycle)	twrs	10		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	tORD	0		0		0		ns	
Output disable	'OD		15		20		20	ns	27
OE hold time from WE during READ-MODIFY-WRITE cycle	'OEH	15		20		20		ns	26


### NOTES

- 1. All voltages referenced to Vss.
- This parameter is sampled. Vcc = 5V ±10%; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
- 8. AC characteristics assume  ${}^{t}T = 5ns$ .
- 9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$ and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If  $\overline{\text{CAS}} = \text{ViH}$ , data output is High-Z.
- 12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to two TTL gates and 100pF.
- 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
- 17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by tCAC.
- 18. Operation within the <sup>t</sup>RAD (MAX) limit ensures that <sup>t</sup>RAC (MIN) and <sup>t</sup>CAC (MIN) can be met. <sup>t</sup>RAD (MAX) is specified as a reference point only; if <sup>t</sup>RAD is greater than the specified <sup>t</sup>RAD (MAX) limit, then access time is controlled exclusively by tAA.
- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.


- 20. tOFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to Voh or Vol.
- 21. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY-WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  ${}^{t}RWD \ge {}^{t}RWD$  (MIN),  ${}^{t}AWD \ge$  ${}^{t}AWD$  (MIN) and  ${}^{t}CWD \ge {}^{t}CWD$  (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OEcontrolled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE-WRITE cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$  and  $\overline{OE} =$ HIGH.
- 25. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR refresh cycle.
- 26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both OD and OEH met OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
- 27. The DQs open during READ cycles once tOD or tOFF occur. If  $\overline{CAS}$  goes HIGH before  $\overline{OE}$ , the DQs will open regardless of the state of OE. If CAS stays LOW while  $\overline{OE}$  is brought HIGH, the DQs will open. If  $\overline{OE}$ is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
- 28. BBU current is reduced as <sup>t</sup>RAS is reduced from its maximum specification during the BBU cycle.
- 29. The 3ns minimum is a parameter guaranteed by
- 30. Column-address changed once while  $\overline{RAS}$  =  $V_{IL}$  and  $\overline{CAS} = V_{IH}$ .

# MICHON


### **READ CYCLE**




### **EARLY-WRITE CYCLE**



# **READ-WRITE CYCLE** (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




### **FAST-PAGE-MODE READ CYCLE**




₩ UNDEFINED

### **FAST-PAGE-MODE EARLY-WRITE CYCLE**




## **FAST-PAGE-MODE READ-WRITE CYCLE** (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




\*TPC is for LATE-WRITE only.

# FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to tristate: <sup>t</sup>CPP(MIN) or <sup>t</sup>CP(whichever is greater) + <sup>t</sup>DS(MIN) + any guardband between data-out and driving the bus with the new data-in.


## **RAS-ONLY REFRESH CYCLE** (ADDR = A0-A9; WE = DON'T CARE)



## **CBR REFRESH CYCLE** (A0-A9 and $\overline{OE} = DON'T CARE$ )




# **BBU REFRESH CYCLE (MT4C4001J L only)** $(A0-A9 \text{ and } \overline{OE} = \overrightarrow{DON'T} \text{ CARE})$



DON'T CARE

W UNDEFINED

# HIDDEN REFRESH CYCLE 24 $(\overline{WE} = HIGH; \overline{OE} = LOW)$



DON'T CARE

₩ UNDEFINED

## 4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

### REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the WE pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the WE pin held at a voltage HIGH level.


A CBR cycle with WE LOW will put the 4 Meg into the IEDEC-specified test mode (WCBR).

### POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100µs delay followed by any eight RAS cycles. The 4 Meg POWER-UP is more restrictive in that eight RAS-ONLY REFRESH or CBR REFRESH (WE held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a RAS-ONLY REFRESH cycle or a CBR REFRESH cycle (WE held HIGH).

### SUMMARY

- The 1 Meg CBR REFRESH allows the WE pin to be "don't care" while the 4 Meg CBR requires WE to be
- 2. The eight RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or CBR REFRESH cycles (WE held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR