8-bit Proprietary Microcontrollers

CMOS

F²MC-8L MB89590B/BW Series

MB89593B/595B/P595B/ MB89593BW/595BW/P595BW

■ DESCRIPTION

The MB89590B/BW series is a line of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, these microcontrollers contain a variety of peripheral functions, such as PLL clock control, timers, a serial interface, a PWM timer, the USB hub function, and the USB function. The USB hub function, in particular, supports five ports (one of them is dedicated to an internal function) allowing them to interface with other USB devices. The microcontrollers also contain one USB function channel to support high speeds.

■ FEATURES

- **Package type**
  64-pin LQFP package (0.5 mm pitch)

- **High-speed operations at low voltage**
  Minimum execution time : 0.33 μs (Automatically generates a 12 MHz main clock and a 48 MHz USB interface synchronization clock with an externally supplied 6 MHz clock and the internal PLL circuit.)

- **F²MC-8L CPU core**
  Instruction set that is optimum to the controllers
  Multiplication and division instructions,
  16-bit arithmetic operations,
  Branch instructions by bit testing,
  Bit manipulation instructions, etc.

(Continued)

■ PACKAGE

64-pin plastic LQFP

(FPT-64P-M03)

(Continued)

- **PLL clock control**
  The internal PLL clock circuit allows the use of low-speed clocks which are advantageous to noise character-
  istics.
   (6 MHz externally supplied clock : Internal system clock oscillated at 12 MHz)

- **Various timers**
  8-bit PWM timer (can be used as either 8-bit PWM timer × 2 channels or PPG timer × 1 channel)
  Internal 21-bit timebase timer

- **Internal USB transceiver circuit (Compatible with high and low speeds)**

- **USB hub**
  Compliant to USB Protocol Revision 1.0
  Five downstream port channels (One of these channels is dedicated to a function.)
  Automatically responds to all USB protocols by hardware.
  Descriptor configuration information is provided as ROM data for automatic responding by hardware (vendor
  ID and product ID) .
  * String data is not supported.
  Allows switching between BUS power supply and own power supply modes.
  Power supply to the USB down ports is controlled port by port.

- **USB function**
  Compliant to USB Protocol Revision 1.0
  Support for full speed
  Allows four endpoints to be specified at maximum.
  Types of transfer supported : control/interrupt/bulk/isochronous
  Built-in DMAC (Maps the buffer for each endpoint on to the internal RAM to directly access the memory for
  function's send and receive data.)

- **UART/serial interface**
  Built-in UART/SIO function (selectable by switching)

- **External interrupt**
  External interrupt (level detection × 8 channels)
  Eight inputs are independent of one another and can also be used for resetting from low-power consumption
  mode (the L-level detection feature available) .

- **Low power consumption (standby mode supported)**
  Stop mode (There is almost no current consumption since oscillation stops.)
  Sleep mode (This mode stops the running CPU.)

- **A maximum of 45 general-purpose I/O ports**
  General-purpose I/O ports (CMOS) : 34
  General-purpose output ports (CMOS) : 8
  General-purpose I/O ports (Nch open drain) : 3

- **Power supply**
  Supply voltage : 3.0 to 5.5 V

■ PRODUCT LINEUP

Part number Parameter	MB89593B	MB89595B	MB89P595B	MB89593BW	MB89595BW	MB89P595BW
ROM size	8 KB	16 KB		8 KB	16 KB	
RAM size	512 B	1 KB		512 B	1 KB	
Package	LQFP-64 (FPT-64P-M03)					
Operation at USB reset	High impedance state			Low-level output		
Others	MASK product	MASK product	OTP/EVA product	MASK product	MASK product	OTP/EVA product
CPU functions	Number of instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum execution time : 0. 33 μs (6 MHz) Interrupt processing time : 3 μs (6 MHz)					
Peripheral functions — General-purpose ports	General-purpose I/O ports (34 : CMOS; 3 : Nch open drain) General-purpose output ports (8 : CMOS)					
Peripheral functions — USB hub	Upstream port : 1 channel Downstream port : 5 channels (One is dedicated to an internal function.) Port power supply control method : By individual port Allows selection between own power supply and bus power supply					
Peripheral functions — USB function	Supports full speed. Four endpoints at maximum Built-in DMAC (Allows DMA transfer to the internal RAM)					
Peripheral functions — PWM timer	8-bit PWM timer operation $\times$ 2 channels (can also be used as a PPG $\times$ 1 channel timer)					
Peripheral functions — UART / SIO	Allows switching between UART (clock-synchronous/asynchronous data transfer allowed) and SIO (simple serial transfer) .					
Peripheral functions — Timebase timer	21-bit timebase timer					
Peripheral functions — Clock output	Allows output of two main clock divisions					
Standby mode	Sleep mode and Stop mode					

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTP product, verify its differences from the product that will actually be used.

2. Current Consumption

When operated at low speeds, a product mounted with either one-time PROM or EPROM consumes more current than a product mounted with a mask ROM. However, in sleep/stop mode the current consumption is the same.

For detailed information on each package, see "■ PACKAGE DIMENSIONS."

### 3. Differences Between the MB89590B series and the MB89590BW Series

MB89590B series :   Remains in high impedance state until USB connection takes place. Before the USB connection, use one general-purpose port output to control pullup resistance connection of this port by software.

MB89590BW series : Outputs at low level until USB connection takes place.

- Example MB89590B product connection

3.3 V   MB89590B series

Host PC

General-purpose port

1.5 kΩ

RPVP pin

D+

RPVM pin

D−

- Example MB89590BW product connection

Host PC   3.3 V   MB89590BW series

1.5 kΩ

D+   RPVP pin

D−   RPVM pin

■ PIN ASSIGNMENT

(TOP VIEW)

P43/POW4
P42/POW3
P41/POW2
P40/POW1
D4VM
D4VP
D3VM
D3VP
D2VM
D2VP
D1VM
D1VP
RPVM
RPVP
C
Vcc

64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49

P44/UCK 1	48 P00
P45/UO 2	47 P01
P46/UI/PWM1 3	46 P02
P47/PWM2 4	45 P03
P30/INT0/CLK 5	44 P04
P31/INT1 6	43 P05
P32/INT2 7	42 P06
P33/INT3 8	41 P07
P34/INT4 9	40 P10
P35/INT5 10	39 P11
P36/INT6 11	38 P12
P37/INT7 12	37 P13
P50 13	36 P14
Vss 14	35 P15
P51 15	34 P16
P52 16	33 P17

17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

P53
P54
RST
MOD0
MOD1
X0
X1
Vss
P27
P26
P25
P24
P23
P22
P21
P20

(FPT-64P-M03)

5

■ PIN DESCRIPTION

Pin No.	Pin name	Circuit type	Function
1	P44/UCK	E	General-purpose CMOS I/O pin UART/S10 clock I/O
2	P45/UO	B	General-purpose CMOS I/O pin UART/S10 serial data output
3	P46/UI/ PWM1	E	General-purpose CMOS I/O pin UART/S10 serial data input PWM timer
4	P47/PWM2	B	General-purpose CMOS I/O pin PWM timer
5	P30/$\overline{\text{INT0}}$/ CLK	E	General-purpose CMOS I/O pin Clock output pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
6	P31/$\overline{\text{INT1}}$	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
7	P32/$\overline{\text{INT2}}$	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
8	P33/$\overline{\text{INT3}}$	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
9	P34/$\overline{\text{INT4}}$	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
10	P35/$\overline{\text{INT5}}$	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
11	P36/$\overline{\text{INT6}}$	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
12	P37/$\overline{\text{INT7}}$	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
13	P50	B	General-purpose CMOS I/O pin
14	V_{SS}	—	Power supply pin (GND)
15	P51	B	General-purpose CMOS I/O pin
16	P52	K	General-purpose Nch open drain I/O pin
17	P53	K	General-purpose Nch open drain I/O pin
18	P54	K	General-purpose Nch open drain I/O pin
19	$\overline{\text{RST}}$	I	Reset pin. (Reset on the negative logic low level.)

(Continued)

6

| Pin No.	Pin name	Circuit type	Function
20	MOD0	F	An operating mode designation pin. Connect directly to Vss.
21	MOD1	F	An operating mode designation pin. Connect directly to Vss.
22	X0	A	Pins for the Crystal oscillator (6 MHz)
23	X1		
24	V$_{SS}$	—	Power supply pin (GND)
25	P27	B	General-purpose CMOS output pin
26	P26	B	General-purpose CMOS output pin
27	P25	B	General-purpose CMOS output pin
28	P24	B	General-purpose CMOS output pin
29	P23	B	General-purpose CMOS output pin
30	P22	B	General-purpose CMOS output pin
31	P21	B	General-purpose CMOS output pin
32	P20	B	General-purpose CMOS output pin
33	P17	B	General-purpose CMOS I/O pin
34	P16	B	General-purpose CMOS I/O pin
35	P15	B	General-purpose CMOS I/O pin
36	P14	B	General-purpose CMOS I/O pin
37	P13	B	General-purpose CMOS I/O pin
38	P12	B	General-purpose CMOS I/O pin
39	P11	B	General-purpose CMOS I/O pin
40	P10	B	General-purpose CMOS I/O pin
41	P07	B	General-purpose CMOS I/O pin
42	P06	B	General-purpose CMOS I/O pin
43	P05	B	General-purpose CMOS I/O pin
44	P04	B	General-purpose CMOS I/O pin
45	P03	B	General-purpose CMOS I/O pin
46	P02	B	General-purpose CMOS I/O pin
47	P01	B	General-purpose CMOS I/O pin
48	P00	B	General-purpose CMOS I/O pin
49	V$_{CC}$	—	Power supply pin
50	C	—	Connect an external capacitor of 0.1 μF. When using with 3.3 V power supply, connect this pin with the Vcc pin to set to 3.3 V input.
51	RPVP	USBDRV	USB route port + pin
52	RPVM	USBDRV	USB router port − pin

(Continued)

(Continued)

| Pin No.	Pin name	Circuit type	Function
53	D1VP	USBDRV	USB down port 1 + pin
54	D1VM	USBDRV	USB down port 1 − pin
55	D2VP	USBDRV	USB down port 2 + pin
56	D2VM	USBDRV	USB down port 2 − pin
57	D3VP	USBDRV	USB down port 3 + pin
58	D3VM	USBDRV	USB down port 3 − pin
59	D4VP	USBDRV	USB down port 4 + pin
60	D4VM	USBDRV	USB down port 4 − pin
61	P40/POW1	B	General-purpose CMOS I/O pin. This pin also serves as a USB Down Port power control signal pin.
62	P41/POW2	B	General-purpose CMOS I/O pin. This pin also serves as a USB Down Port power control signal pin.
63	P42/POW3	B	General-purpose CMOS I/O pin. This pin also serves as a USB Down Port power control signal pin.
64	P43/POW4	B	General-purpose CMOS I/O pin. This pin also serves as a USB Down Port power control signal pin.

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		Oscillation feedback resistance Approx. 1 MΩ
B		CMOS I/O
E		CMOS I/O Hysteresis input
F		CMOS input
I		Hysteresis I/O Pullup resistance

(Continued)

9

(Continued)

Type	Circuit	Remarks
USBDRV		USB I/O
K		Nch open drain I/O

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than the medium- and high-voltage pins or if voltage higher than the rating is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also take care to prevent the analog input from exceeding the digital power supply (Vcc) when the power supply to the analog power system is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions and latchup leading to permanent damage to the pins. These unused pins should be connected to a pullup or pulldown resistance of at least 2 kΩ between the pin and the power supply.

Unused I/O pins should be placed in output state to leave it open or pins that are in input state should be handled the same as unused input pins.

3. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard VCC value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

■ ONE-TIME PROM AND EPROM MICROCONTROLLER PROGRAMMING SPECIFICATIONS

PROM mode is available on the MB89P595B/BW microcontrollers. The use of a dedicated adapter allows you to program the devices with a general-purpose ROM programmer. However, keep in mind that electronic signature mode is not available.

1. Memory Space

2. ROM programmer adapter and its compatible programmers

| Package	Compatible adapter	Compatible programmers and models
	Sun Hayato Co, Ltd.	Ando Denki K. K.
FTP-64P-M03	ROM2-64LQF-32DP-8LA	AF9708 (Version 1.40 or higher) AF9709 (Version 1.40 or higher) AF9723 (Version 1.50 or higher)

Inquiry:
　Sun Hayato Co., Ltd.　　　　: TEL. 81-3-3986-0403
　Ando Denki K. K.　　　　　　: TEL. 81-3-3733-1160

3. Programming the EPROM (Using the Ando Denki K.K. programmer)

(1) Set the EPROM programmer type code to 17209.

(2) Load program data on to the EPROM programmer at 0000$_H$ to 3FFF$_H$.

(3) Program C000$_H$ to FFFF$_H$ with the EPROM programmer.

■ BLOCK DIAGRAM

■ CPU CORE

1. Memory Space

The MB89590B/BW microcontrollers offer a memory space of 64 Kbytes consisting of the I/O, RAM and ROM areas. The memory space contains areas that are used for specific purposes, such as a general-purpose register and a vector table.

- I/O area (addresses : 0000$_H$ through 007F$_H$)
  This area is assigned with the control and data registers, for example, of peripheral functions to be built in. The I/O area is as accessible as the memory since the area is assigned to a part of the memory space. Direct addressing also allows the area to be accessed faster.

- RAM area
  As an internal data area, a static RAM is built in.
  The internal RAM capacity varies with the product type.
  The area 80$_H$ to FF$_H$ can be accessed at high speed with direct addressing.
  The area 100$_H$ to 1FF$_H$ can be used a general-purpose register area. (The usable area is limited depending on the product.)
  When reset, RAM data becomes undefined.

- ROM area
  As an internal program area, a ROM is built in.
  The internal ROM capacity varies with the product type.
  The area FFCO$_H$ to FFFF$_H$ should be used for a vector table, for example.

- Memory Map

MB89593B
MB89593BW

0000$_H$	I/O
0080$_H$	RAM
0100$_H$	Register
0200$_H$	
0280$_H$	
	Not available
E000$_H$	ROM
FFC0$_H$	
FFFF$_H$	

MB89P595B, MB89P595BW
MB89595B, MB89595BW

0000$_H$	I/O
0080$_H$	RAM
0100$_H$	Register
0200$_H$	
0480$_H$	Not available
C000$_H$	ROM*
FFC0$_H$	
FFFF$_H$	

Vector table
(reset, interrupt, vector call instructions)

* The area is EPROM on the MB89P595B and MB89P595BW microcontrollers.

2. Registers

The MB89590B/BW series has two types of registers; the registers dedicated to specific purposes in the CPU and the general-purpose registers.

The dedicated registers are as follows:

Program counter (PC)   : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A)   : A 16-bit register for temporary storage of operations. In the case of an 8-bit data processing instruction, the lower one byte is used.

Temporary accumulator (T)   : A 16-bit register which performs operations with the accumulator. In the case of an 8-bit data processing instruction, the lower one byte is used.

Index register (IX)   : A 16-bit register for index modification.

Extra pointer (EP)   : A 16-bit register to point to a memory address.

Stack pointer (SP)   : A 16-bit register to indicate a stack area.

Program status (PS)   : A 16-bit register to store a register pointer or a condition code.

|		Initial value
← 16 bits →		
PC	: Program counter	FFFD$_H$
A	: Accumulator	Indeterminate
T	: Temporary accumulator	Indeterminate
IX	: Index register	Indeterminate
EP	: Extra pointer	Indeterminate
SP	: Stack pointer	Indeterminate
RP CCR	: Program status	I-flag = 0, IL1, 0 = 11
PS		Initial values for other bits are indeterminate.

The PS register can further be divided into the register bank pointer in the higher 8 bits (RP) and the condition code register in the lower 8 bits (CCR) . (See the diagram below.)

The RP points to the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule shown next.

Rule for Conversion of Actual Addresses in the General-purpose Register Area

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at the time of an interrupt.

H flag : The flag is set to "1" when an arithmetic operation results in a carry from bit 3 to bit 4 or in a borrow from bit 4 to bit 3. The bit is cleared to "0" in other instances. The flag is for decimal adjustment instructions; do not use for other than additions and subtractions.

I flag : Interrupt is enabled when this flag is set to "1." Interrupt is disabled when this flag is set to "0." The flag is set to "0" when reset.

IL1, 0 : Indicates the level of the interrupt currently enabled. An interrupt is processed only if its level is higher than the value this bit indicates.

| IL1	IL0	Interrupt level	High-low
0	0	1	Higher
0	1		
1	0	2	
1	1	3	Lower = no interruption

16

N flag   :   The flag is set to "1" when an arithmetic operation results in setting of the MSB to "1" or is cleared to "0" when the MSB is set to "1."

Z flag   :   The flag is set to "1" when an arithmetic operation results in "0" or is set to "0" in other instances.

V flag   :   The flag is set to "1" when an arithmetic operation results in two's complement overflow or is cleared to "0" if no overflow occurs.

C flag   :   The flag is set to "1" when an arithmetic operation results in a carry from bit 7 or in a borrow to bit 7. The flag is cleared to "0" if neither of them occurs. In the case of a shift instruction, the flag is set to the shift-out value.

The following general-purpose registers are provided:

General-purpose registers : 8-bit data storage registers

The general-purpose registers are 8 bits in length and located in the register banks in the memory. One bank contains eight registers and the MB89590B/BW microcontrollers allow a total of 16 banks to be used at maximum.

The bank currently in use is indicated by the register bank pointer (RP) .

Register Bank Configuration

This address $= 0100_H + 8 \times$ (RP)

R0
R1
R2
R3
R4
R5
R6
R7

16 banks

Memory area

■ I/O MAP

Address	Register name	Register description	Read/write	Initial value
00_H	PDR0	Port 0 data register	R/W	XXXXXXXX
01_H	DDR0	Port 0 direction register	W	00000000
02_H	PDR1	Port 1 data register	R/W	XXXXXXXX
03_H	DDR1	Port 1 direction register	W	00000000
04_H	PDR2	Port 2 data register	R/W	00000000
05_H		Vacancy		
06_H		Vacancy		
07_H	SYCC	System clock control register	R/W	XXX11X00
08_H	STBC	Standby control register	R/W	0001XXXX
09_H	WDTC	Watchdog timer control register	R/W	0XXXXXXX
$0A_H$	TBTC	Timebase timer control register	R/W	00XXX000
$0B_H$		Vacancy		
$0C_H$	PDR3	Port 3 data register	R/W	XXXXXXXX
$0D_H$	DDR3	Port 3 direction register	R/W	00000000
$0E_H$		Vacancy		
$0F_H$		Vacancy		
10_H	PDR4	Port 4 data register	R/W	XXXXXXXX
11_H	DDR4	Port 4 direction register	R/W	00000000
12_H	PDR5	Port 5 data register	R/W	XXX111XX
13_H	DDR5	Port 5 direction register	R/W	XXXXXX00
14_H to 20_H		Vacancy		
21_H	PURR0	Port 0 pullup option setting register	R/W	11111111
22_H	PURR1	Port 1 pullup option setting register	R/W	11111111
23_H	PURR2	Port 2 pullup option setting register	R/W	11111111
24_H	PURR3	Port 3 pullup option setting register	R/W	11111111
25_H	PURR4	Port 4 pullup option setting register	R/W	11111111
26_H	PURR5	Port 5 pullup option setting register	R/W	XXX11111
27_H	CTR1	PWM control register 1	R/W	00000000
28_H	CTR2	PWM control register 2	R/W	000X0000
29_H	CTR3	PWM control register 3	R/W	X000XXXX
$2A_H$	CMR1	PWM compare register 1	W	XXXXXXXX
$2B_H$	CMR2	PWM compare register 2	W	XXXXXXXX
$2C_H$	CKR	Clock output control register	R/W	XXXXXXX0

(Continued)

Address	Register name	Register description	Read/write	Initial value
2D$_H$	SCS	Serial clock switching register	R/W	XXXXXXX 0
2E$_H$		Vacancy		
2F$_H$	SMC1	Serial mode control register 1	R/W	0 0 0 0 0 0 0 0
30$_H$	SMC2	Serial mode control register 2	R/W	0 0 0 0 0 0 0 0
31$_H$	SSD	Serial status and control register	R	0 0 0 0 1 XXX
32$_H$	SIDR/SODR	Serial input/serial output data register	R/W	XXXXXXXX
33$_H$	SRC	Serial rate control register	R/W	XXXXXXXX
34$_H$ to 3B$_H$		Vacancy		
3C$_H$	EIE	External interrupt control register	R/W	0 0 0 0 0 0 0 0
3D$_H$	EIF	External interrupt flag register	R/W	XXXXXXX 0
3E$_H$		Vacancy		
3F$_H$		Vacancy		
40$_H$	HMDR	HUB mode register	R/W	1 0 XXXXXX
41$_H$	HDSR1	Hub descriptor register 1	R/W	XXXXXXXX
42$_H$	HDSR2	Hub descriptor register 2	R/W	XXXXXXXX
43$_H$	HDSR3	Hub descriptor register 3	R/W	XXXXXXXX
44$_H$	HSTR	Hub status register	R/W	0 0 0 0 0 0 0 0
45$_H$	OCCR	Overcurrent register	R/W	0 XXX 0 0 0 0
46$_H$	DADR	Descriptor ROM address register	R/W	XXXXXXXX
47$_H$	SDSR	String 0 descriptor select register	R/W	XXXXX 0 0 0
48$_H$ to 4F$_H$		Vacancy		
50$_H$	UMDR	USB reset mode register	R/W	1 0 0 0 XX 0 0
51$_H$	DBAR	DMA base address register	R/W	XXXXXXXX
52$_H$	TDCR0	Transfer data count register 0	R/W	X 0 0 0 0 0 0 0
53$_H$	TDCR1	Transfer data count register 1	R/W	X 0 0 0 0 0 0 0
54$_H$		Vacancy		
55$_H$	TDCR21	Transfer data count register 2	R/W	X 0 0 0 0 0 0 0
56$_H$		Vacancy		
57$_H$	TDCR3	Transfer data count register 3	R/W	X 0 0 0 0 0 0 0
58$_H$	UCTR	USB control register	R/W	0 0 0 0 0 0 0 0
59$_H$	USTR1	USB status register 1	R/W	0 0 0 0 0 0 0 0
5A$_H$	USTR2	USB status register 2	R	XXXXXX 0 0

(Continued)

(Continued)

Address	Register name	Register description	Read/write	Initial value
5B$_H$	UMSKR	USB interrupt mask register	R/W	0 0 0 0 0 0 0 0
5C$_H$	UFRMR1	USB frame status register 1	R	XXXXXXXX
5D$_H$	UFRMR2	USB frame status register 2	R	XXXXXXXX
5E$_H$	EPER	USB endpoint enable register	R/W	XXXX 0 0 0 1
5F$_H$	EPBR0	Endpoint setup register 0	R/W	X 0 0 0 0 0 0 0
60$_H$	EPBR11	Endpoint setup register 11	R/W	XX 0 0 0 0 XX
61$_H$	EPBR12	Endpoint setup register 12	R/W	X 0 0 0 0 0 0 0
62$_H$	EPBR21	Endpoint setup register 21	R/W	XX 0 0 0 0 XX
63$_H$	EPBR22	Endpoint setup register 22	R/W	X 0 0 0 0 0 0 0
64$_H$	EPBR31	Endpoint setup register 31	R/W	XX 0 0 0 0 XX
65$_H$	EPBR32	Endpoint setup register 32	R/W	X 0 0 0 0 0 0 0
66$_H$ to 7B$_H$		Vacancy		
7C$_H$	ILR1	Interrupt level setting register 1	W	1 1 1 1 1 1 1 1
7D$_H$	ILR2	Interrupt level setting register 2	W	1 1 1 1 1 1 1 1
7E$_H$	ILR3	Interrupt level setting register 3	W	1 1 1 1 1 1 1 1
7F$_H$		Vacancy		

• Information about read/write
  R/W : Read or write enabled, R : Read only, W : Write only
• Information about initial values
  0 : The initial value of this bit is "0." 1 : The initial bit of this bit is "1." X : The initial value of this bit is undefined.

Note : Vacancies are not for use.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(V_{SS} = 0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V_{CC}	V_{SS} – 0.3	V_{SS} + 6.0	V	
Input voltage	V_I	V_{SS} – 0.3	V_{CC} + 0.3	V	
Output voltage	V_O	V_{SS} – 0.3	V_{CC} + 0.3	V	
"L" level average output current	I_{OLAV}	—	4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣI_{OL}	—	100	mA	
"L" level total average output current	ΣI_{OLAV}	—	40	mA	Average value (operating current × operating rate)
"H" level maximum output current	I_{OH}	—	−15	mA	
"H" level average output current	I_{OHAV}	—	−4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣI_{OH}	—	−50	mA	
"H" level total average output current	ΣI_{OHAV}	—	−20	mA	Average value (operating current × operating rate)
Power consumption	P_D	—	300	mW	
Operating temperature	T_A	−40	+85	°C	
Storage temperature	Tstg	−55	+150	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

$(V_{SS} = 0 \text{ V})$

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	3.0	—	5.5	V	
Operating temperature	T_A	–40	—	+85	°C	
Smoothing capacitor	C_S	0.1	—	1.0	μF	at V_{CC} = 5.0 V*
Series resistance	R_S	—	16	—	Ω	When the USB function is in use

* : Use either a ceramic capacitor or a capacitor with similar frequency characteristics. The capacity of the smoothing capacitor for the Vcc pin should be greater than that of the Cs. When using with a supply voltage of 3.3 V, connect pin C with Vcc to input 3.3 V.

- C and USB Port Pin Connection Diagram

The chart shows:

Operating voltage V_{CC} (V) on the vertical axis (0 to 5.5) versus CPU operating frequency (F_{CH} MHz) on the horizontal axis (1.0 to 13.0). The shaded operating region spans approximately V_{CC} = 3.0 to 5.5 V and F_{CH} = 1.0 to 12.0 MHz.

CPU operating frequency (F_{CH} MHz)
(At instruction cycle 4/ F_{CH})

Minimum execution time (instruction cycle) scale: 4.0, 2.0, 0.8, 0.4, 0.33

Minimum execution time (instruction cycle) (μs)
However, F_{CH} = clock frequency (Fc) $\times$ 2

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(V$_{CC}$ = 5.0 V, V$_{SS}$ = 0 V, T$_A$ = −40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value Min.	Value Typ.	Value Max.	Unit	Remarks
"H" level input voltage	V$_{IH}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, MOD0, MOD1	—	0.7 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
	V$_{IHS}$	$\overline{RST}$, $\overline{INT0}$ to $\overline{INT7}$, UCK, UI	—	0.8 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
"L" level input voltage	V$_{IL}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, MOD0, MOD1	—	V$_{SS}$ − 0.3	—	0.3 V$_{CC}$	V	
	V$_{ILS}$	$\overline{RST}$, $\overline{INT0}$ to $\overline{INT7}$, UCK, UI	—	V$_{SS}$ − 0.3	—	0.2 V$_{CC}$	V	
Open-drain output application voltage	V$_{D1}$	P52 to P54	—	V$_{SS}$ − 0.3	—	V$_{CC}$ + 0.3	V	
"H" level output voltage	V$_{OH}$	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50, P51	I$_{OH}$ = −2.0 mA	4.0	—	—	V	
"L" level output voltage	V$_{OL}$	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P54, $\overline{RST}$	I$_{OL}$ = 4.0 mA	—	—	0.4	V	
Input leakage current (Hi-Z output leakage current)	I$_{LI}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50, P51	0.0 < V$_I$ < V$_{CC}$	−5	—	+5	µA	When no pul-lup resistance is specified

(Continued)

(Continued)

$(V_{CC} = 5.0$ V, $V_{SS} = 0$ V, $T_A = -40$ °C to $+85$ °C)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Open-drain output leakage current	I_{LIOD}	P52 to P54	$0.0 < V_I$ $< V_{SS} + 5.5$	—	—	+5	µA	
Pullup resistance	R_{PULL}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, $\overline{RST}$	$V_I = 0.0$ V	25	50	100	kΩ	$\overline{RST}$ is excluded when pullup resistance available is specified.
Power supply current	I_{CC}	V_{CC}	$F_{CH} = 12.0$ MHz $V_{CC} = 5.0$ V $t_{inst} = 0.333$ µs	—	25	38	mA	MB89P595B/BW MB89595B/BW
	I_{CCS1}		$F_{CH} = 12.0$ MHz $V_{CC} = 5.0$ V $t_{inst} = 0.333$ µs	—	20	30	mA	Sleep mode
	I_{CCH}		$T_A = 25$ °C	—	5	20	µA	Stop
Input capacitance	C_{IN}	Other than Vcc and Vss	$f = 1$ MHz	—	10	—	pF	

4. AC Characteristics

(1) Reset Timing

(V_{CC} = 5.0 V, V_{SS} = 0 V, T_A = −40 °C to +85 °C)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
$\overline{RST}$ "L" pulse width	t_{ZLZH}	—	16 t_{HCLY}	—	ns	

Note : t_{HCYL} is the internal main clock oscillating cycle (1/2 Fc) .

(2) Power-on Reset

(V_{SS} = 0 V, T_A = −40 °C to +85 °C)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
Power supply rising time	t_R	—	0.066	50	ms	
Power supply cutoff time	t_{OFF}	—	4	—	ns	Due to repeated operations

Note : The power supply must be up within the selected oscillation stabilization time. When the supply voltage needs to be varied while operating, it is recommended to smoothly start up the voltage.

(3) Clock Timing

$(V_{SS} = 0 \text{ V}, T_A = -40 \text{ °C to } +85 \text{ °C})$

| Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Clock frequency	F_C	X0, X1	—	—	6	—	MHz	
Clock cycle time	t_{XCYL}	X0, X1		—	166.6	—	ns	
Internal main clock frequency	F_{CH}	—		—	12	—	MHz	Twice the Fc
Internal clock cycle	t_{HCYL}	—		—	83.3	—	ns	$t_{XCYL}/2$

• X0 and X1 Timing and Conditions

• Clock Conditions

When a crystal resonator is used

(4) Instruction Cycle

$(V_{SS} = 0 \text{ V}, T_A = -40 \text{ °C to } +85 \text{ °C})$

Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (Min. execution time)	t_{inst}	$4 / F_{CH}$, $8 / F_{CH}$, $16 / F_{CH}$, $64 / F_{CH}$	μs	When operating at $F_{CH} = 12$ MHz $t_{inst} = 0.33$ μs $(4 / F_{CH})$

(5) UART Serial I/O Timing

$(V_{CC} = 5.0 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40 \text{ °C to } +85 \text{ °C})$

Parameter	Symbol	Pin name	Condition	Value Min.	Value Max.	Unit	Remarks
Serial clock cycle time	t_{SCYC}	UCK	Internal shift clock mode	$2\ t_{inst}$*	—	μs	
UCK ↓ → UO	t_{SLOV}	UCK, UO		−200	200	ns	
Valid UI → UCK ↑	t_{IVSH}	UI, UCK		200	—	ns	
UCK ↑ → Rvalid UI hold time	t_{SHIX}	UCK, UI		200	—	ns	
Serial clock "H" pulse width	t_{SHSL}	UCK	External shift clock mode	$1\ t_{inst}$*	—	μs	
Serial clock "L" pulse width	t_{SLSH}			$1\ t_{inst}$*	—	μs	
UCK ↓ → UO time	t_{SLOV}	UCK, UO		0	200	ns	
Valid UI → UCK ↑	t_{IVSH}	UI, UCK		200	—	ns	
UCK ↑ → Rvalid UI hold time	t_{SHIX}	UCK, UI		200	—	ns	

* : For information about t_{inst} see "Instruction Cycle."

- Internal shift clock mode

UCK

t_{SCYC}

0.8 V   2.4 V   0.8 V

t_{SLOV}

UO

2.4 V
0.8 V

t_{IVSH} t_{SHIX}

UI

0.8 V_{CC} 0.8 V_{CC}
0.2 V_{CC} 0.2 V_{CC}

- External shift clock mode

UCK

t_{SLSH} t_{SHSL}

0.2 V_{CC} 0.2 V_{CC} 0.8 V_{CC} 0.8 V_{CC}

t_{SLOV}

UO

2.4 V
0.8 V

t_{IVSH} t_{SHIX}

UI

0.8 V_{CC} 0.8 V_{CC}
0.2 V_{CC} 0.2 V_{CC}

(6) Peripheral Input Timing

$(V_{CC} = 5.0 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40 \text{ °C to } +85 \text{ °C})$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Peripheral input "H" pulse width 1	t_{ILIH1}	$\overline{INT0}$ to $\overline{INT7}$	—	$2\ t_{inst}$*	—	μs	
Peripheral input "L" pulse width 1	t_{IHIL1}		—	$2\ t_{inst}$*	—	μs	

* : For information about t_{inst}, see "Instruction Cycle."

29

■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:
• Transfer
• Arithmetic operation
• Branch
• Others
   Table 1 lists symbols used for notation of instructions.

Table 1   Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
T	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
$\times$	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
$(\times)$	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
$((\times))$	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:
Mnemonic: Assembler notation of an instruction
~:   The number of instructions
#:   The number of bytes
Operation: Operation of an instruction
TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in
               the column indicate the following:
                     • "–" indicates no change.
                     • dH is the 8 upper bits of operation description data.
                     • AL and AH must become the contents of AL and AH prior to the instruction executed.
                     • 00 becomes 00.
N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,
               the relevant instruction will change its corresponding flag.
OP code: Code of an instruction. If an instruction is more than one code, it is written according to
               the following rule:
               Example: 48 to 4F ← This indicates 48, 49, ... 4F.

30

Table 2   Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
MOV dir,A	3	2	(dir) ← (A)	–	–	–	– – – –	45
MOV @IX +off,A	4	2	((IX) +off) ← (A)	–	–	–	– – – –	46
MOV ext,A	4	3	(ext) ← (A)	–	–	–	– – – –	61
MOV @EP,A	3	1	((EP)) ← (A)	–	–	–	– – – –	47
MOV Ri,A	3	1	(Ri) ← (A)	–	–	–	– – – –	48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	–	–	+ + – –	04
MOV A,dir	3	2	(A) ← (dir)	AL	–	–	+ + – –	05
MOV A,@IX +off	4	2	(A) ← ((IX) +off)	AL	–	–	+ + – –	06
MOV A,ext	4	3	(A) ← (ext)	AL	–	–	+ + – –	60
MOV A,@A	3	1	(A) ← ((A))	AL	–	–	+ + – –	92
MOV A,@EP	3	1	(A) ← ((EP))	AL	–	–	+ + – –	07
MOV A,Ri	3	1	(A) ← (Ri)	AL	–	–	+ + – –	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	–	–	–	– – – –	85
MOV @IX +off,#d8	5	3	((IX) +off) ← d8	–	–	–	– – – –	86
MOV @EP,#d8	4	2	((EP)) ← d8	–	–	–	– – – –	87
MOV Ri,#d8	4	2	(Ri) ← d8	–	–	–	– – – –	88 to 8F
MOVW dir,A	4	2	(dir) ← (AH),(dir + 1) ← (AL)	–	–	–	– – – –	D5
MOVW @IX +off,A	5	2	((IX) +off) ← (AH), ((IX) +off + 1) ← (AL)	–	–	–	– – – –	D6
MOVW ext,A	5	3	(ext) ← (AH), (ext + 1) ← (AL)	–	–	–	– – – –	D4
MOVW @EP,A	4	1	((EP)) ← (AH),((EP) + 1) ← (AL)	–	–	–	– – – –	D7
MOVW EP,A	2	1	(EP) ← (A)	–	–	–	– – – –	E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dH	+ + – –	E4
MOVW A,dir	4	2	(AH) ← (dir), (AL) ← (dir + 1)	AL	AH	dH	+ + – –	C5
MOVW A,@IX +off	5	2	(AH) ← ((IX) +off), (AL) ← ((IX) +off + 1)	AL	AH	dH	+ + – –	C6
MOVW A,ext	5	3	(AH) ← (ext), (AL) ← (ext + 1)	AL	AH	dH	+ + – –	C4
MOVW A,@A	4	1	(AH) ← ((A)), (AL) ← ((A)) + 1)	AL	AH	dH	+ + – –	93
MOVW A,@EP	4	1	(AH) ← ((EP)), (AL) ← ((EP) + 1)	AL	AH	dH	+ + – –	C7
MOVW A,EP	2	1	(A) ← (EP)	–	–	dH	– – – –	F3
MOVW EP,#d16	3	3	(EP) ← d16	–	–	–	– – – –	E7
MOVW IX,A	2	1	(IX) ← (A)	–	–	–	– – – –	E2
MOVW A,IX	2	1	(A) ← (IX)	–	–	dH	– – – –	F2
MOVW SP,A	2	1	(SP) ← (A)	–	–	–	– – – –	E1
MOVW A,SP	2	1	(A) ← (SP)	–	–	dH	– – – –	F1
MOV @A,T	3	1	((A)) ← (T)	–	–	–	– – – –	82
MOVW @A,T	4	1	((A)) ← (TH),((A) + 1) ← (TL)	–	–	–	– – – –	83
MOVW IX,#d16	3	3	(IX) ← d16	–	–	–	– – – –	E6
MOVW A,PS	2	1	(A) ← (PS)	–	–	dH	– – – –	70
MOVW PS,A	2	1	(PS) ← (A)	–	–	–	+ + + +	71
MOVW SP,#d16	3	3	(SP) ← d16	–	–	–	– – – –	E5
SWAP	2	1	(AH) ↔ (AL)	–	–	AL	– – – –	10
SETB dir: b	4	2	(dir): b ← 1	–	–	–	– – – –	A8 to AF
CLRB dir: b	4	2	(dir): b ← 0	–	–	–	– – – –	A0 to A7
XCH A,T	2	1	(AL) ↔ (TL)	AL	–	–	– – – –	42
XCHW A,T	3	1	(A) ↔ (T)	AL	AH	dH	– – – –	43
XCHW A,EP	3	1	(A) ↔ (EP)	–	–	dH	– – – –	F7
XCHW A,IX	3	1	(A) ↔ (IX)	–	–	dH	– – – –	F6
XCHW A,SP	3	1	(A) ↔ (SP)	–	–	dH	– – – –	F5
MOVW A,PC	2	1	(A) ← (PC)	–	–	dH	– – – –	F0

Note   During byte transfer to A, T ← A is restricted to low bytes.
Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F^{2}MC-8 family)

Table 3   Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
ADDC A,Ri	3	1	(A) ← (A) + (Ri) + C	–	–	–	+ + + +	28 to 2F
ADDC A,#d8	2	2	(A) ← (A) + d8 + C	–	–	–	+ + + +	24
ADDC A,dir	3	2	(A) ← (A) + (dir) + C	–	–	–	+ + + +	25
ADDC A,@IX +off	4	2	(A) ← (A) + ((IX) +off) + C	–	–	–	+ + + +	26
ADDC A,@EP	3	1	(A) ← (A) + ((EP)) + C	–	–	–	+ + + +	27
ADDCW A	3	1	(A) ← (A) + (T) + C	–	–	dH	+ + + +	23
ADDC A	2	1	(AL) ← (AL) + (TL) + C	–	–	–	+ + + +	22
SUBC A,Ri	3	1	(A) ← (A) – (Ri) – C	–	–	–	+ + + +	38 to 3F
SUBC A,#d8	2	2	(A) ← (A) – d8 – C	–	–	–	+ + + +	34
SUBC A,dir	3	2	(A) ← (A) – (dir) – C	–	–	–	+ + + +	35
SUBC A,@IX +off	4	2	(A) ← (A) – ((IX) +off) – C	–	–	–	+ + + +	36
SUBC A,@EP	3	1	(A) ← (A) – ((EP)) – C	–	–	–	+ + + +	37
SUBCW A	3	1	(A) ← (T) – (A) – C	–	–	dH	+ + + +	33
SUBC A	2	1	(AL) ← (TL) – (AL) – C	–	–	–	+ + + +	32
INC Ri	4	1	(Ri) ← (Ri) + 1	–	–	–	+ + + –	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	–	–	–	– – – –	C3
INCW IX	3	1	(IX) ← (IX) + 1	–	–	–	– – – –	C2
INCW A	3	1	(A) ← (A) + 1	–	–	dH	+ + – –	C0
DEC Ri	4	1	(Ri) ← (Ri) – 1	–	–	–	+ + + –	D8 to DF
DECW EP	3	1	(EP) ← (EP) – 1	–	–	–	– – – –	D3
DECW IX	3	1	(IX) ← (IX) – 1	–	–	–	– – – –	D2
DECW A	3	1	(A) ← (A) – 1	–	–	dH	+ + – –	D0
MULU A	19	1	(A) ← (AL) × (TL)	–	–	dH	– – – –	01
DIVU A	21	1	(A) ← (T) / (AL),MOD → (T)	dL	00	00	– – – –	11
ANDW A	3	1	(A) ← (A) ∧ (T)	–	–	dH	+ + R –	63
ORW A	3	1	(A) ← (A) ∨ (T)	–	–	dH	+ + R –	73
XORW A	3	1	(A) ← (A) ∀ (T)	–	–	dH	+ + R –	53
CMP A	2	1	(TL) – (AL)	–	–	–	+ + + +	12
CMPW A	3	1	(T) – (A)	–	–	–	+ + + +	13
RORC A	2	1	→ C → A ⌐	–	–	–	+ + – +	03
ROLC A	2	1	⌐ C ← A ←	–	–	–	+ + – +	02
CMP A,#d8	2	2	(A) – d8	–	–	–	+ + + +	14
CMP A,dir	3	2	(A) – (dir)	–	–	–	+ + + +	15
CMP A,@EP	3	1	(A) – ((EP))	–	–	–	+ + + +	17
CMP A,@IX +off	4	2	(A) – ((IX) +off)	–	–	–	+ + + +	16
CMP A,Ri	3	1	(A) – (Ri)	–	–	–	+ + + +	18 to 1F
DAA	2	1	Decimal adjust for addition	–	–	–	+ + + +	84
DAS	2	1	Decimal adjust for subtraction	–	–	–	+ + + +	94
XOR A	2	1	(A) ← (AL) ∀ (TL)	–	–	–	+ + R –	52
XOR A,#d8	2	2	(A) ← (AL) ∀ d8	–	–	–	+ + R –	54
XOR A,dir	3	2	(A) ← (AL) ∀ (dir)	–	–	–	+ + R –	55
XOR A,@EP	3	1	(A) ← (AL) ∀ ((EP))	–	–	–	+ + R –	57
XOR A,@IX +off	4	2	(A) ← (AL) ∀ ((IX) +off)	–	–	–	+ + R –	56
XOR A,Ri	3	1	(A) ← (AL) ∀ (Ri)	–	–	–	+ + R –	58 to 5F
AND A	2	1	(A) ← (AL) ∧ (TL)	–	–	–	+ + R –	62
AND A,#d8	2	2	(A) ← (AL) ∧ d8	–	–	–	+ + R –	64
AND A,dir	3	2	(A) ← (AL) ∧ (dir)	–	–	–	+ + R –	65

(Continued)

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
AND A,@EP	3	1	(A) ← (AL) ∧ ((EP))	–	–	–	+ + R –	67
AND A,@IX +off	4	2	(A) ← (AL) ∧ ((IX) +off)	–	–	–	+ + R –	66
AND A,Ri	3	1	(A) ← (AL) ∧ (Ri)	–	–	–	+ + R –	68 to 6F
OR A	2	1	(A) ← (AL) ∨ (TL)	–	–	–	+ + R –	72
OR A,#d8	2	2	(A) ← (AL) ∨ d8	–	–	–	+ + R –	74
OR A,dir	3	2	(A) ← (AL) ∨ (dir)	–	–	–	+ + R –	75
OR A,@EP	3	1	(A) ← (AL) ∨ ((EP))	–	–	–	+ + R –	77
OR A,@IX +off	4	2	(A) ← (AL) ∨ ((IX) +off)	–	–	–	+ + R –	76
OR A,Ri	3	1	(A) ← (AL) ∨ (Ri)	–	–	–	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	–	–	–	+ + + +	95
CMP @EP,#d8	4	2	((EP)) – d8	–	–	–	+ + + +	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	–	–	–	+ + + +	96
CMP Ri,#d8	4	2	(Ri) – d8	–	–	–	+ + + +	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	–	–	–	– – – –	C1
DECW SP	3	1	(SP) ← (SP) – 1	–	–	–	– – – –	D1

Table 4   Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC ← PC + rel	–	–	–	– – – –	FD
BNZ/BNE rel	3	2	If Z = 0 then PC ← PC + rel	–	–	–	– – – –	FC
BC/BLO rel	3	2	If C = 1 then PC ← PC + rel	–	–	–	– – – –	F9
BNC/BHS rel	3	2	If C = 0 then PC ← PC + rel	–	–	–	– – – –	F8
BN rel	3	2	If N = 1 then PC ← PC + rel	–	–	–	– – – –	FB
BP rel	3	2	If N = 0 then PC ← PC + rel	–	–	–	– – – –	FA
BLT rel	3	2	If V ∀ N = 1 then PC ← PC + rel	–	–	–	– – – –	FF
BGE rel	3	2	If V ∀ N = 0 then PC ← PC + rel	–	–	–	– – – –	FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC ← PC + rel	–	–	–	– + – –	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC ← PC + rel	–	–	–	– + – –	B8 to BF
JMP @A	2	1	(PC) ← (A)	–	–	–	– – – –	E0
JMP ext	3	3	(PC) ← ext	–	–	–	– – – –	21
CALLV #vct	6	1	Vector call	–	–	–	– – – –	E8 to EF
CALL ext	6	3	Subroutine call	–	–	–	– – – –	31
XCHW A,PC	3	1	(PC) ← (A),(A) ← (PC) + 1	–	–	dH	– – – –	F4
RET	4	1	Return from subrountine	–	–	–	– – – –	20
RETI	6	1	Return form interrupt	–	–	–	Restore	30

Table 5   Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
PUSHW A	4	1		–	–	–	– – – –	40
POPW A	4	1		–	–	dH	– – – –	50
PUSHW IX	4	1		–	–	–	– – – –	41
POPW IX	4	1		–	–	–	– – – –	51
NOP	1	1		–	–	–	– – – –	00
CLRC	1	1		–	–	–	– – – R	81
SETC	1	1		–	–	–	– – – S	91
CLRI	1	1		–	–	–	– – – –	80
SETI	1	1		–	–	–	– – – –	90

■ INSTRUCTION MAP

H\L	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir:0	BBC dir:0,rel	INCW A	DECW A	JMP @A	MOVW A,PC
1	MULU A	DIVU A	JMP addr16	CALL addr16	PUSHW IX	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir:1	BBC dir:1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
2	ROLC A	CMP A	ADDC A	SUBC A	XCH A,T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir:2	BBC dir:2,rel	INCW IX	DECW IX	MOVW IX,A	MOVW A,IX
3	RORC A	CMPW A	ADDCW A	SUBCW A	XCHW A,T	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir:3	BBC dir:3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	MOV dir,#d8	DAS	CLRB dir:4	BBC dir:4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir:5	BBC dir:5,rel	MOVW A,dir	MOVW dir,A	MOVW SP,#d16	XCHW A,SP
6	MOV A,@IX+d	CMP A,@IX+d	ADDC A,@IX+d	SUBC A,@IX+d	MOV @IX+d,A	XOR A,@IX+d	AND A,@IX+d	OR A,@IX+d	MOV @IX+d,#d8	CMP @IX+d,#d8	CLRB dir:6	BBC dir:6,rel	MOVW A,@IX+d	MOVW @IX+d,A	MOVW IX,#d16	XCHW A,IX
7	MOV A,@EP	CMP A,@EP	ADDC A,@EP	SUBC A,@EP	MOV @EP,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP,#d8	CMP @EP,#d8	CLRB dir:7	BBC dir:7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP,#d16	XCHW A,EP
8	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir:0	BBS dir:0,rel	INC R0	DEC R0	CALLV #0	BNC rel
9	MOV A,R1	CMP A,R1	ADDC A,R1	SUBC A,R1	MOV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir:1	BBS dir:1,rel	INC R1	DEC R1	CALLV #1	BC rel
A	MOV A,R2	CMP A,R2	ADDC A,R2	SUBC A,R2	MOV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir:2	BBS dir:2,rel	INC R2	DEC R2	CALLV #2	BP rel
B	MOV A,R3	CMP A,R3	ADDC A,R3	SUBC A,R3	MOV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir:3	BBS dir:3,rel	INC R3	DEC R3	CALLV #3	BN rel
C	MOV A,R4	CMP A,R4	ADDC A,R4	SUBC A,R4	MOV R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir:4	BBS dir:4,rel	INC R4	DEC R4	CALLV #4	BNZ rel
D	MOV A,R5	CMP A,R5	ADDC A,R5	SUBC A,R5	MOV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir:5	BBS dir:5,rel	INC R5	DEC R5	CALLV #5	BZ rel
E	MOV A,R6	CMP A,R6	ADDC A,R6	SUBC A,R6	MOV R6,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir:6	BBS dir:6,rel	INC R6	DEC R6	CALLV #6	BGE rel
F	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir:7	BBS dir:7,rel	INC R7	DEC R7	CALLV #7	BLT rel

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89593BPFV MB89595BPFV MB89P595BPFV MB89593BWPFV MB89595BWPFV MB89P595BWPFV	64-pin plastic LQFP (FPT-64P-M03)	

■ PACKAGE DIMENSION

64-pin plastic LQFP
(FPT-64P-M03)

Note: Pins width and pins thickness include plating thickness.

12.00±0.20(.472±.008)SQ

10.00±0.10(.394±.004)SQ

INDEX

LEAD No. 1

0.50±0.08
(.020±.003)

$0.18^{+0.08}_{-0.03}$
$\left(.007^{+.003}_{-.001}\right)$

⊕ 0.08(.003) Ⓜ

0.145±0.055
(.006±.002)

0.08(.003)

"A"

Details of "A" part

$1.50^{+0.20}_{-0.10}$ (Mounting height)
$\left(.059^{+.008}_{-.004}\right)$

0~8°

0.50±0.20
(.020±.008)

0.45/0.75
(.018/.030)

0.10±0.10
(.004±.004)
(Stand off)

0.25(.010)

© 1998 FUJITSU LIMITED F64009S-3C-6

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3347
Fax: +81-3-5322-3386

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.
3545 North First Street,
San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu,Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

F0012
© FUJITSU LIMITED Printed in Japan