# 10-bit 50MSPS RGB 3-channel D/A Converter

#### **Description**


The CXD2307R is a 10-bit high-speed D/A converter for video band, featuring RGB 3-channel I/O. This is ideal for use in high-definition TVs and high-resolution displays.

#### **Features**

- Resolution 10-bit
- Maximum conversion speed 50MSPS
- RGB 3-channel I/O
- Differential linearity error ±0.5LSB
- Low power consumption; 300 mW (max.)
- Single +5 V power supply
- · Low glitch
- Stand-by function

#### Structure

Silicon gate CMOS IC




#### Absolute Maximum Ratings (Ta=25 °C)

- Supply voltage AVDD, DVDD 7 V
- Input voltage (All pins)
  - Vin VDD+0.5 to Vss-0.5 V
- Output current (for each channel)
  - IOUT 0 to 15 mA
- Storage temperature
  - Tstg -55 to +150 °C


#### **Recommended Operating Conditions**

- Supply voltage AVDD, AVss 4.75 to 5.25 V
  - DV<sub>DD</sub>, DVss 4.75 to 5.25 V
- Reference input voltage
  - VREF 1.8 to 2.0 V
- Clock pulse width
  - TPW1, TPW0 9 ns (min.) to 1.1  $\mu$ s (max.)
- · Operating temperature
  - Topr –20 to +85 °C

#### **Block Diagram**



# **Pin Configuration**




# **Pin Description and Equivalent Circuit**

Pin No.	Symbol	I/O	Equivalent circuit	Description
63 to 8 9 to 18 19 to 28	R0 to R9 G0 to G9 B0 to B9			Digital input. R0 (LSB) to R9 (MSB) G0 (LSB) to G9 (MSB) B0 (LSB) to B9 (MSB)
29	BLK		63 to DVDD	Blanking input. This is synchronized with the clock input signal for each channel. No signal for High (0 V output). Output generated for Low.
30	CE	I	33) DVss	Chip enable pin. This is not synchronized with the clock input signal. No signal at for High (0 V output) to minimize power consumption.
31 32 33	RCK GCK BCK			Clock input.
34	DVss	_		Digital ground.

Pin No.	Symbol	I/O	Equivalent circuit	Description		
35	VB	0	DVDD DVDD DVSS O	Connect to DVss with a capacitor of approximately 0.1 μF.		
36, 49	AVss	_		Analog grounds.		
43 45 47	ROR ROG ROB	0	AVSS AVSS	Connect to VGR, VGG, and VGB with the control method of output amplitude. See Application Circuit.		
44 46 48	VGR VGG VGB	ı	AVDD  AVSS  AVSS	Connect a capacitor of approximately 0.1 µF.		
37 38 39	IRR IRG IRB	0	37 AVDD 338 AVss	Connect to AVss with a resistance of 3.3 $k\Omega$ .		
40 41 42	VRR VRG VRB	I	AVDD  (40) (41) (42) AVSS	Set output full-scale value (2.0 V).		

Pin No.	Symbol	I/O	Equivalent circuit	Description
50	RO		AVDD O	Current output pins. Output can be
54	GO		50 54 58 58	retrieved by connecting a resistance of 200 $\Omega$ to AVss.
58	ВО	0	AVSS	01 200 \$2 to 7(Voo.
51	RO		AVDD O	
55	GO		555 59	Reverse current output pins. Normally connected to AVss.
59	BO		AVss	
52, 53, 56, 57, 60, 61	AVdd	_		Analog VDD.
62	DVpp	_		Digital VDD.

# **Timing Chart**



I/O Correspondence Table (output full-scale voltage: 2.00 V)

Input code	Output voltage	
MSB	LSB	
11111111	1 1	2.0 V
:		4.0.4
10000000	0 0	1.0 V
00000000	0 0	0 V

SONY


## **Electrical Characteristics**

(FCLK=50 MHz, AVDD=DVDD=5 V, ROUT=200  $\Omega$ , VREF=2.0 V, Ta=25 °C)

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
Resolution	n			10		bit
Conversion speed	Fclk	AVDD=DVDD=4.75 to 5.25 V Ta=-20 to 85 °C	0.5		50	MSPS
Integral non-linearity error	EL	Endonist	-2.0		2.0	LSB
Differential non-linearity error	Ed	Endpoint	-0.5		0.5	LSB
Precision guaranteed output voltage range	Voc		1.8	1.9	2.0	V
Output full-scale voltage	VFS		1.8	1.9	2.0	V
Output full-scale voltage	VFS		1.0	1.9	2.0	V
Output full-scale ratio *1	Fsr	For the same gain (See the Application Circuit)	0	1.5	3.0	%
Output full-scale current	IFS			9.5	10	mA
Output offset voltage	Vos	When "0000000000" data input			1	mV
Glitch energy	GE			100		pV•s
Crosstalk	CT	When 1 kHz sine wave input		54		dB
Company of the company	IDD	CE= "L"		55	60	mA
Supply current	Іѕтв	CE= "H"			1	IIIA
Analog input resistance	Rin	VGR, VGG, VGB, VRR, VRG, VRB	1			МΩ
Input capacitance	Сі				9	pF
Output capacitance	Со	RO,GO,BO		50		pF
District inner to college	ViH	AVDD=DVDD=4.75 to 5.25 V	2.15			V
Digital input voltage	VIL	Ta=-20 to +75 °C			0.85	V
Digital inner a compant	Іін	AVDD=DVDD=4.75 to 5.25 V	_		_	μА
Digital input current	lıL	Ta=-20 to +75 °C	<b>-</b> 5		5	
Setup time	ts		7			ns
Hold time	th		3			ns
Propagation delay time	tpD			10		ns
CE enable time *2	tE	<del>CE</del> =H→L		1	2	ms
	to	CE=L→H		1	2	ms


<sup>\*1</sup> Full-scale output ratio =  $\left| \frac{\text{Full-scale voltage for each channel}}{\text{Full-scale voltage average value for each channel}} \right| -1 \times 100 (\%)$ 


#### **Electrical Characteristics Measurement Circuit**




<sup>\*2</sup> When the external capacitors for the VG pins are 0.1 μF.

#### **Maximum Conversion Speed Measurement Circuit**







#### **Cross Talk Measurement Circuit**





#### **DC Characteristics Measurement Circuit**



## **Propagation Delay Time Measurement Circuit**







Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

#### **Notes on Operation**

#### • How to select the output resistance

The CXD2307R is a D/A converter of the current output type. To obtain the output voltage connect the resistance to the current output pins RO, GO and BO. For specifications we have:

Output full scale voltage VFs=1.8 to 2.0 [V]

Calculate the output resistance value from the relation of  $V_{FS}=I_{FS}\times R_{OUT}$ . Also, 16 times resistance of the output resistance is connected to reference current pin IRR, IRG and IRB. In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute.

Here please note that VFs becomes VFS=VREF  $\times$  16Rout/RIR. VREF is the voltage set at VRR,VRG and the VRB pin, and Rout is the resistance connected to the current output pins  $\overline{RO}$ ,  $\overline{GO}$  and  $\overline{BO}$  while RIR is connected to IRR, IRG and IRB. Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

#### · Phase relation between data and clock

To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time (ts) and hold time (th) as stipulated in the Electrical Characteristics.

#### Power supply and ground

To reduce noise effects separate analog and digital systems in the device periphery. For power supply pins, both digital and analog, bypass respective grounds by using a ceramic capacitor of about 0.1  $\mu$ F, as close as possible to the pin.

#### Latch up

Analog power supply and digital power supply have to be common at the PCB power supply source. This is to prevent latch up due to voltage difference between AVDD and DVDD pins when power supply is turned ON.

## • RO, GO and BO pins

The RO, GO and BO pins are the inverted current output pins described in the Pin Description. The sums shown below become the constant value for any input data.

- a) The sum of the currents output from RO and RO
- b) The sum of the currents output from GO and GO
- c) The sum of the currents output from BO and BO

However, the performances such as the linearity error of the inverted current output pin output current is not guaranteed.

#### Output full-scale voltage


For the applications using the RGB signal, the color balance may be broken up when the no-adjusted output full-scale voltage is used.

# **Latch Up Prevention**

The CXD2307R is a CMOS IC which requires latch up precautions. Latch up is mainly generated by the lag in the voltage rising time of AVDD and DVDD, when power supply is ON.


# 1. Correct usage

# a. When analog and digital supplies are from different sources




# b. When analog and digital supplies are from a common source


(i)



(ii)




- 2. Example when latch up easily occurs
- a. When analog and digital supplies are from different sources




# b. When analog and digital supplies are from common source


(i)





(ii)



# **Example of Representative Characteristics**








# Package Outline Unit: mm

# 64PIN LQFP (PLASTIC)



## PACKAGE STRUCTURE

SONY CODE	LQFP-64P-L01
EIAJ CODE	LQFP064-P-1010
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.3g