

CMOS 8-bit Single Chip Microcomputer

Description


The CXP80712B/80716B/80720B/80724B is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, high precision timing pattern generation circuit, PWM output, VISS/VASS circuit, 32kHz timer/counter, remote control receiving circuit, VSYNC separator and the measurement circuit which measures signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also CXP80712B/80716B/80720B/80724B provides sleep/stop function which enables to lower power consumption.

Features

- A wide instruction set (213 instructions) which cover various types of data
 - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle 250ns at 16MHz operation
 122µs at 32kHz operation
- Incorporated ROM capacity 12K bytes (CXP80712B)
 16K bytes (CXP80716B)
 20K bytes (CXP80720B)
 24K bytes (CXP80724B)
- Incorporated RAM capacity 800 bytes
- Peripheral functions
 - A/D converter 8 bits, 12 channels, successive approximation system
(Conversion time of 20.0µs/16MHz)
 - Serial Interface Incorporated 8-bit and 8-stage FIFO, 1 channel
(1 to 8 bytes auto transfer)
 - Timer 8-bit serial I/O, 1 channel
 8-bit timer
 8-bit timer/counter
 19-bit time base timer
 32kHz timer/counter
 - High precision timing pattern generator PPG for 19 pins, 32-stage programmable
RTG for 5 pins, 2 channels
 - PWM/DA gate output 12 bits, 2 channels (Repetitive frequency of 62.5kHz/16MHz)
 - Servo input control Capstan FG, Drum FG/PG, CTL input
 - VSYNC separator Incorporated 26-bit and 8-stage FIFO
 - FRC capture unit 14 bits, 1 channel
 - PWM output Pulse duty auto detection circuit
 - VISS/VASS circuit 8-bit pulse measurement counter, 6-stage FIFO
 - Remote control receiving circuit 21 factors, 15 vectors, multi-interruption possible
 SLEEP/STOP
- Interruption
- Standby mode
- Package 100-pin plastic QFP/LQFP
- Piggyback/evaluation chip CXP87700 100-pin ceramic PQFP


100 pin QFP (Plastic) 100 pin LQFP (Plastic)




Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram

Pin Assignment 1 (Top View) 100 pin QFP package

- Note)**
1. NC (Pin 90) is always connected to VDD.
 2. Vss (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

Pin Assignment 2 (Top View) 100 pin LQFP package

Note)

1. NC (Pin 88) is always connected to VDD.
2. Vss (Pins 39 and 86) are both connected to GND.
3. MP (Pin 37) is always connected to GND.

Pin Description





Symbol	I/O	Description		
PA0/PPO0 to PA7/PPO7	Output/ Real-time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real-time pulse output port. (19 pins)	
PB0/PPO8 to PB7/PPO15	Output/ Real-time output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)		
PC0/PPO16 to PC2/PPO18	I/O/ Real-time output	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)	Real-time pulse generator (RTG) output. Functions as high precision real-time pulse output port. (5 pins)	
PC3/RTO3 to PC7/RTO7	I/O/ Real-time output			
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of 4 bits. Can 12mA sink current. (8 pins)		
PE0/INT0	Input/Input	(Port E) 8-bit port. Lower 2 bits are for inputs; upper 6 bits are for outputs. (8 pins)	Input pin to request external interruption. Active when falling edge.	
PE1/EC/INT2	Input/Input/Input		External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge.	
PE2/PWM0	Output/Output		PWM output pins. (2 pins)	
PE3/PWM1	Output/Output			
PE4/DAA0	Output/Output			
PE5/DAA1	Output/Output			
PE6/DAB0	Output/Output			
PE7/DAB1	Output/Output		DA gate pulse output pins. (4 pins)	
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)		
PF0/AN4 to PF3/AN7	Input/Input	(Port F) Lower 4 bits are for inputs; upper 4 bits are for outputs. Lower 4 bits also serve as standby release input pin. (8 pins)		
PF4/AN8 to PF7/AN11	Output/Input			
SCK0	I/O	Serial clock (CH0) I/O pin.		
SO0	Ouput	Serial data (CH0) output pin.		
SI0	Input	Serial data (CH0) input pin.		
CS0	Input	Serial chip select (CH0) input pin.		

Symbol	I/O	Description	
PG0/CFG	Input/Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input pin.
PG1/DFG	Input/Input		Drum FG input pin.
PG2/DPG	Input/Input		Drum PG input pin.
PG3/PBCTL	Input/Input		Playback CTL pulse input pin.
PG4/SYNC0	Input/Input		Composite sync signal input pin. (2 pins)
PG5/SYNC1	Input/Input		
PG6/EXI0	Input/Input		External input pin to FRC capture unit. (2 pins)
PG7/EXI1	Input/Input		
PH0 to PH7	Output	(Port H) 8-bit output port; N-ch open drain output of medium drive voltage (12V) and large current (12mA). (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O port can be set in a unit of single bits. (7 pins)	Remote control receiving circuit input pin.
PI2/PWM	I/O/Output		14-bit PWM output pin.
PI3/TO/ DDO/ADJ	I/O/Output/ Output/Output		Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.
PI4/INT1/ NMI	I/O/Input/Input		Input pin to request external interruption and non maskable interruption. Active when falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.
PI6/SO1	I/O/Output		Serial data (CH1) output pin.
PI7/SI1	I/O/Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. Function as standby release input can be set in a unit of single bits. I/O can be set in a unit of single bits.	
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
TEX	Input	Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)	
TX	Output		
RST	Input	System reset pin of active Low level.	
MP	Input	Test mode input pin. Always connect to GND.	
AV _{DD}		Positive power supply pin of A/D converter.	
AV _{REF}	Input	Reference voltage input pin of A/D converter.	
AV _{ss}		GND pin of A/D converter.	
V _{DD}		Positive power supply pin.	
NC		NC pin. Connect this pin to V _{DD} for normal operation.	
V _{ss}		GND pin. Connect both V _{ss} pins to GND.	





Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15 16 pins	<p>Port A</p> <p>Port B</p> <p>PPO data</p> <p>Ports A and B data</p> <p>Data bus</p> <p>RD (Ports A and B)</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 8 pins	<p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>Input protection circuit</p> <p>IP</p> <p>Large current 12mA</p>	Hi-Z
PD0 to PD7 8 pins	<p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>IP</p> <p>Large current 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 PE1/EC/INT2 2 pins	<p>Port E</p> <p>Schmitt input</p> <p>RD (Port E)</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output PWM output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	High level
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p> <p>Low-pass filter</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11 4 pins	 <p>Input multiplexer</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1 8 pins	 <p>Schmitt input</p> <p>Servo input</p> <p>Data bus</p> <p>RD (Port G)</p> <p>Note) For PG4/SYNC0 and PG5/SYNC1, CMOS schmitt input or TTL schmitt input can be selected with the mask option.</p>	Hi-Z
PH0 to PH7 8 pins	 <p>Medium drive voltage 12V</p> <p>Large current 12mA</p>	Hi-Z
PI2/PWM PI3/TO/ DDO/ADJ 2 pins	 <p>MPX</p> <p>IP</p> <p>RD (Port I)</p> <p>Port I function select</p> <p>PI2: 14-bit PWM PI3: Timer/counter, CTL duty detection circuit, 32kHz timer</p>	Hi-Z

Pin	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>(PI1: Remote control circuit PI4: Interruption circuit PI7: Serial CH1)</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>Note) (PI5 is schmitt input (PI6 is inverter input)</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p>	Hi-Z
CS0 SI0 2 pins	<p>Schmitt input</p> <p>Serial CH0</p>	Hi-Z
SO0 1 pin	<p>From Serial CH0</p> <p>SO0 output enable</p>	Hi-Z

Pin	Circuit format	When reset
<u>SCK0</u> 1 pin	 <p>Internal serial clock from serial CH0 SCK0 output enable External serial clock to serial CH0 Schmitt input</p>	Hi-Z
<u>EXTAL</u> <u>XTAL</u> 2 pins	 <p>EXTAL XTAL</p> <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed and XTAL becomes High level during stop. 	Oscillation
<u>TEX</u> <u>TX</u> 2 pins	 <p>TEX TX</p> <p>32kHz timer counter</p> <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs Low level and TX pin outputs High level. 	Oscillation
<u>RST</u> 1 pin	 <p>Mask option Pull-up resistor Schmitt input OP IP Inverter</p>	Low level

Absolute Maximum Ratings(V_{SS} = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	A _{VDD}	A _{VSS} to +7.0*1	V	
	A _{VSS}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0*1	V	
Output voltage	V _{OUT}	-0.3 to +7.0*1	V	
Medium drive output voltage	V _{OUTP}	-0.3 to +15.0	V	Port H (PH)
High level output current	I _{OH}	-5	mA	
High level total output current	ΣI_{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than large current output port (value per pin)
	I _{OLC}	20	mA	Large current port*2 (value per pin)
Low level total output current	ΣI_{OL}	130	mA	Total of output pins
Operating temperature	T _{OPR}	-20 to +75	°C	
Storage temperature	T _{STG}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package type
		380		LQFP package type

*1 A_{VDD}, V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.

*2 The large current output ports are Port D (PD) and Port H (PH).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(V_{ss} = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	Guaranteed operation range for 1/2, 1/4 frequency dividing clock
		3.5	5.5	V	Guaranteed operation range for 1/16 frequency dividing clock or during SLEEP mode.
		2.7	5.5	V	Guaranteed operation range by TEX clock
		2.5	5.5	V	Guaranteed data hold operation range during STOP
Analog power supply	A _{VDD}	4.5	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS schmitt input*3
	V _{IHTS}	2.2	V _{DD}	V	TTL schmitt input*4
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL pin*5 TEX pin*6
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2
	V _{IILS}	0	0.2V _{DD}	V	CMOS schmitt input*3
	V _{IILTS}	0	0.8	V	TTL schmitt input*4
	V _{IILEX}	-0.3	0.4	V	EXTAL pin*5 TEX pin*6
Operating temperature	T _{opr}	-20	+75	°C	

*1 A_{VDD} and V_{DD} should be set to the same voltage.

*2 Normal input port (each pin of PC, PD, PE0, PE1, PF0 to PF3, PG, PI and PJ), MP pin.

*3 Each pin of CS0, SI0, SCK0, RST, PE0/INT0, PE1/EC/INT2, PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option), PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

*4 Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)

*5 Specifies only during external clock input.

*6 Specifies only during event count clock input.

Electrical Characteristics**DC Characteristics**

(Ta = -20 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PA to PD, PE2 to PE7, PF4 to PF7, PH (VOH only) PI1 to PI7 PJ, SO0, SCK0	VDD = 4.5V, IOH = -0.5mA	4.0			V
			VDD = 4.5V, IOH = -1.2mA	3.5			V
Low level output voltage	VOL	PD, PH	VDD = 4.5V, IOL = 1.8mA			0.4	V
			VDD = 4.5V, IOL = 3.6mA			0.6	V
Input current	I _{IHE}	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	µA
	I _{ILE}		VDD = 5.5V, Vil = 0.4V	-0.5		-40	µA
	I _{IHT}	TEX	VDD = 5.5V, VIH = 5.5V	0.1		10	µA
	I _{ILT}		VDD = 5.5V, Vil = 0.4V	-0.1		-10	µA
	I _{ILR}	RST*1		-1.5		-400	µA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1	VDD = 5.5V, VI = 0, 5.5V			±10	µA
Open drain output leakage current (N-CH Tr off state)	I _{LOH}	PH	VDD = 5.5V VOH = 12V			50	µA
Supply current*2	I _{DD1}	VDD	16MHz crystal oscillation (C ₁ = C ₂ = 15pF), VDD = 5.5V		20	45	mA
	I _{DDS1}		16MHz crystal oscillation (C ₁ = C ₂ = 15pF), VDD = 5.5V, SLEEP mode		1.1	8	mA
	I _{DD2}		32kHz crystal oscillation (C ₁ = C ₂ = 47pF), VDD = 3.3V		35	100	µA
	I _{DDS2}		32kHz crystal oscillation (C ₁ = C ₂ = 47pF), VDD = 3.3V, SLEEP mode		7	30	µA
	I _{DDS3}		VDD = 5.5V, STOP mode (termination of 32kHz and 16MHz crystal oscillation)			10	µA
Input capacity	C _{IN}	PC, PD, PE0 to 1, PF0 to 3, PG, PI, PJ, AN, SCK0, SI0, CS0, EXTAL, XTAL, TEX, TX, RST, MP	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when no resistance is selected.

*2 When entire output pins are open.

*3 When setting upper 2 bits (CPU clock selection) of clock control register (CLC: 00FEH) to "00" and operating in high speed mode (1/2 frequency dividing clock).




AC Characteristics**(1) Clock timing**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		16	MHz
System clock input pulse width	t _{XL} , t _{XH}	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)	28			ns
System clock input rise and fall times	t _{CR} , t _{CF}	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)			200	ns
Event count clock input pulse width	t _{EH} , t _{EL}	EC	Fig. 3	4t _{sys} ^{*1}			ns
Event count clock input rise and fall times	t _{ER} , t _{EF}	EC	Fig. 3			20	ns
System clock frequency	fc	TEX TX	Fig. 2 V _{DD} = 2.7 to 5.5V (32kHz clock applied condition)		32.768		kHz
Event count clock input pulse width	t _{TL} , t _{TH}	TEX	Fig. 3	10			μs
Event count clock input rise and fall times	t _{TR} , t _{TF}	TEX	Fig. 3			20	ms

*1 t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)


(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t _{DCKS}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↓ → SCK0 float delay time	t _{DCKSF}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↓ → SO0 delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 ↓ → SO0 float delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 High level width	t _{WHCS}	SCK0	Chip select transfer mode	t _{sys} + 200		ns
SCK0 cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK0 High and Low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input setup time (for SCK0 ↑)	t _{SIK}	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (for SCK0 ↑)	t _{KSI}	SI0	SCK0 input mode	t _{sys} + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t _{KSO}	SO0	SCK0 input mode		t _{sys} + 200	ns
			SCK0 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK0 output mode and SO0 output delay time is 50pF + 1TTL.


Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
<u>SCK1</u> cycle time	t _{KCY}	<u>SCK1</u>	Input mode	1000		ns
			Output mode	16000/fc		ns
<u>SCK1</u> High and Low level widths	t _{KH} t _{KL}	<u>SCK1</u>	Input mode	400		ns
			Output mode	8000/fc - 50		ns
SI1 input setup time (for <u>SCK1</u> ↑)	t _{SIK}	SI1	<u>SCK1</u> input mode	100		ns
			<u>SCK1</u> output mode	200		ns
SI1 input hold time (for <u>SCK1</u> ↑)	t _{KSI}	SI1	<u>SCK1</u> input mode	200		ns
			<u>SCK1</u> output mode	100		ns
<u>SCK1</u> ↓ → SO1 delay time	t _{KSO}	SO1	<u>SCK1</u> input mode		200	ns
			<u>SCK1</u> output mode		100	ns

Note) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.


Fig. 5. Serial transfer timing (CH1)

(3) A/D converter characteristics

(Ta = -20 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			Vss = AVss = 0V			±2	LSB
Conversion time	t _{CONV}			160/f _{ADC} *1			μs
Sampling time	t _{SAMP}			12/f _{ADC} *1			μs
Reference input voltage	V _{REF}	AV _{REF}		AV _{DD} - 0.5		AV _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN11		0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operating mode		0.6	1.0	mA
	I _{REFS}		SLEEP mode STOP mode 32kHz operating mode			10	μA

Fig. 6. Definitions of A/D converter terms



*1 f_{ADC} indicates the below values due to the contents of bit 0 (ADCCCK) of the ADC operation clock selection (MSC: 01FF_H), bits 7 (PCK1) and 6 (PCK0) of the clock control register.

ADCCCK PCK1, PCK0	0 (ϕ/2 selection)	1 (ϕ selection)
00 (ϕ = f _{EX} /2)	f _{ADC} = f _C /2	f _{ADC} = f _C
01 (ϕ = f _{EX} /4)	f _{ADC} = f _C /4	f _{ADC} = f _C /2
11 (ϕ = f _{EX} /16)	f _{ADC} = f _C /16	f _{ADC} = f _C /8

(4) Interruption, reset input

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption High and Low level widths	tIH tIL	INT0 INT1 INT2 NMI PJ0 to PJ7		1		μs
Reset input Low level width	tRSL	RST		32/fc		μs

Fig. 7. Interruption input timing





Fig. 8. Reset input timing



(5) Others


(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
CFG input High and Low level widths	tCFH tCFL	CFG		$t_{FRC} \times 24 + 200$		ns
DFG input High and Low level widths	tDFH tDFL	DFG		$t_{FRC} \times 8 + 200$		ns
DPG minimum pulse width	tDPW	DPG		50		ns
DPG minimum removal time	trem	DPG		50		ns
PBCTL input High and Low level widths	tCTH tCTL	PBCTL	$t_{sys} = 2000/fc$	$t_{FRC} \times 8 + 200 + t_{sys}$		ns
EXI input High and Low level widths	tEIH tEIL	EXI0 EXI1	$t_{sys} = 2000/fc$	$t_{FRC} \times 8 + 200 + t_{sys}$		ns

Note) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).


t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

t_{FRC} [ns] = 1000/fc

Fig. 9. Other timings

Appendix

Fig. 10. Recommended oscillation circuit





Manufacturer	Model	fc (MHz)	C ₁ (pF)	C ₂ (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00						
		12.00	5	5				
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16	12	0	(i)		
		10.00	16	12				
		12.00	12	12				
		16.00	12	12				
	P3	32.768kHz	30	18	470k	(ii)		

Mask option table

Item	Content	
Reset pin pull-up resistor	Non-existent	Existant
Input circuit format*1	C-MOS schmitt	TTL schmitt


*1 The input circuit format can be selected for PG4/SYNC0 pin and PG5/SYNC1, respectively.

Characteristics Curve

Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	=QFP100-P-1420-A
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



NOTE: Dimension "*" does not include mold protrusion.

SONY CODE	LQFP-100P-L01
EIAJ CODE	=QFP100-P-1414-A
JEDEC CODE	—

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	—