

Programmable Timing Control Hub™ for P4™

Recommended Application:

VIA P4X266 chipset with PC133 or DDR memory.

Output Features:

- 2 Pair of differential CPU clocks @ 3.3V
- 1 Pair of differential push pull CPU_CS clocks @ 2.5V
- 3 AGP @ 3.3V
- 9 PCI @ 3.3V
- 1- IOAPIC @ 2.5V
- 1 48MHz @ 3.3V fixed
- 1 24_48MHz @ 3.3V
- 1 REF @ 3.3V, 14.318MHz


Features/Benefits:

- Programmable output frequency.
- · Programmable output divider ratios.
- Programmable output rise/fall time.
- Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Support I²C Index read/write and block read/write operations.
- For DDR and or PC133 SDRAM system use ICS93718 as the memory buffer.
- Uses external 14.318MHz crystal.


Key Specifications:

- CPU_CS CPU0: <±250ps
- CPU_CS AGP: <±250ps
- PCI PCI: <500ps
- CPU PCI: Min = 1.0ns, Typ = 2.0ns, Max = 4.0ns

Block Diagram



Pin Configuration



48-Pin 300-mil SSOP

- 1. These outputs have 2X drive strength.
- These inputs have a internal Pull-up resistor of 120K to VDD
- ** These inputs have a internal pull-down to GND

Frequency Table

| FS3 | FS2 | FS1 | FS0 | CPUCLK MHz | AGP MHz | PCICLK MHz |
|-----|-----|-----|-----|---------------|------------|---------------|
| 0 | 0 | 0 | 0 | 160.00 | 80.00 | 40.00 |
| 0 | 0 | 0 | 1 | 164.00 | 82.00 | 41.00 |
| 0 | 0 | 1 | 0 | 166.60 | 66.60 | 33.30 |
| 0 | 0 | 1 | 1 | 170.00 | 68.00 | 34.00 |
| 0 | 1 | 0 | 0 | 175.00 | 70.00 | 35.00 |
| 0 | 1 | 0 | 1 | 180.00 | 72.00 | 36.00 |
| 0 | 1 | 1 | 0 | 185.00 | 74.00 | 37.00 |
| 0 | 1 | 1 | 1 | 190.00 | 76.00 | 38.00 |
| 1 | 0 | 0 | 0 | 66.80 | 66.80 | 33.40 |
| 1 | 0 | 0 | 1 | 100.90 | 67.27 | 33.63 |
| 1 | 0 | 1 | 0 | 133.60 | 66.80 | 33.40 |
| 1 | 0 | 1 | 1 | 200.40 | 66.80 | 33.40 |
| 1 | 1 | 0 | 0 | 66.60 | 66.60 | 32.30 |
| 1 | 1 | 0 | 1 | 100.00 | 66.60 | 33.30 |
| 1 | 1 | 1 | 0 | 200.00 | 68.60 | 33.30 |
| 1 | 1 | 1 | 1 | 133.30 | 68.60 | 33.30 |

| MULTISEL0 | Board Target Trace/Term Z | Reference R, Iref = V _{DD} /(3*Rr) | Output Current | Voh @ Z |
|-----------|------------------------------|---|-------------------|-----------|
| 0 | 50 ohms | Rr = 221 1%, Iref = 5.00mA | loh = 4* I REF | 1.0V @ 50 |
| 1 | 50 ohms | Rr = 475 1%, Iref = 2.32mA | loh = 6* I REF | 0.7V @ 50 |



General Description

The **ICS950905** is a single chip clock solution for desktop designs using the VIA P4X266 chipset with PC133 or DDR memory. with PC133 or DDR memory. When used with a fanout buffer such as the ICS93712, ICS93715 or the ICS93718 provides all the necessary clock signals for such a system.

The ICS950905 is part of a whole new line of ICS clock generators and buffers called TCH^{TM} (Timing Control Hub). This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I^2C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.

Pin Description

| SEL24_48 | PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
|--|------------------|------------------|------|--|
| REFG | | SEL24_48 | IN | Lathc input to selects either 24 or 48MHz output. 0 = 24MHz; 1 = 68MHz. |
| 4 X1 IN Crystal input, has internal load cap (33pF) and feedback resistor from X2. 5 X2 OUT Crystal output, nominally 14.318MHz. Has internal load cap (33pF). FS3 IN Logic input frequency select bit. Input latched at power on. 48MHz OUT 3.3V Fixed 48MHz clock output. FS2 IN Logic input frequency select bit. Input latched at power on. 48MHz OUT 3.3V Fixed 48MHz clock output. FS2 IN Logic input frequency select bit. Input latched at power on. 58.44, 47 FS0 IN Logic input frequency select bit. Input latched at power on. FS0 IN Logic input frequency select bit. Input latched at power on. 79.13, 20, 25, 36, 44, 47 FS1 IN Logic input frequency select bit. Input latched at power on. 79.10 FS0 IN Logic input frequency select bit. Input latched at power on. 79.11 FS1 IN Logic input frequency select bit. Input latched at power on. 79.11 FS1 IN Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.11 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select bit. Input latched at power on. 79.12 Logic input frequency select b | 1 | REF0 | OUT | 3.3V, 14.318MHz reference clock output. |
| 5 X2 OUT Crystal output, nominally 14.318MHz. Has internal load cap (33pF). FS3 IN Logic input frequency select bit. Input latched at power on. 48MHz OUT 3.3V Fixed 48MHz clock output FS2 IN Logic input frequency select bit. Input latched at power on. 24_48MHz OUT Selectable 24 or 48MHz output. 3.9, 13, 20, 25, 36, 44, 47 FS0 IN Logic input frequency select bit. Input latched at power on. FS0 IN Logic input frequency select bit. Input latched at power on. PCICLK_F OUT 3.3V Free running PCI clock output. FS1 IN Logic input frequency select bit. Input latched at power on. PCICLK_F OUT 3.3V Free running PCI clock output. PCICLKO OUT 3.3V PCI clock output. WDTB IN Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. PCICLKO OUT 3.3V PCI clock output. WDEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock output. 22 PD# IN Asynchronous active low input; bin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. The latency of the power down will not be greater than 3ms. RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be assnipled (active low). The price of cooks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. This 1.4 CPUCLK_PPC OUT Complementory* clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. POPICLK_CS OUTP 2.5V clock outputs. | 2, 6, 16, 24, 38 | VDD | PWR | 3.3V power supply. |
| FS3 IN Logic input frequency select bit. Input latched at power on. 48MHz OUT 3.3V Fixed 48MHz clock output. FS2 IN Logic input frequency select bit. Input latched at power on. 24_48MHz OUT Selectable 24 or 48MHz output. 3.9, 13, 20, 25, 36, 44, 47 GND PWR Ground pins for 3.3V supply. FS0 IN Logic input frequency select bit. Input latched at power on. PCICLK_F OUT 3.3V Free running PCI clock output FS1 IN Logic input frequency select bit. Input latched at power on. PCICLK_D OUT 3.3V Free running PCI clock output FS1 IN Logic input frequency select bit. Input latched at power on. PCICLK_D OUT 3.3V PCI clock output. WDTB IN Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. PCICLK_D OUT 3.3V PCI clock output. WDEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. PCICLK_D OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK_(7:4) OUT 3.3V PCI clock output. 22 PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for PC circuitry SV tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. This 3.3 VLTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 31 VIL_PWRGD# IN This 3.3 VLTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 33 VIL_PWRGD# IN This 3.3 VLTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 34 YD_PUCLK_C(1:0) OUT Complementory** clocks of differential pair CPU outputs. These are 2.5V | 4 | X1 | IN | Crystal input, has internal load cap (33pF) and feedback resistor from X2. |
| ABMHz | 5 | X2 | OUT | Crystal output, nominally 14.318MHz. Has internal load cap (33pF). |
| A8MHz | _ | FS3 | IN | Logic input frequency select bit. Input latched at power on. |
| 8 24_48MHz OUT Selectable 24 or 48MHz output. 3.9, 13, 20, 25, 36, 44, 47 10 FS0 IN Logic input frequency select bit. Input latched at power on. FS0 IN Logic input frequency select bit. Input latched at power on. FS0 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS1 IN Logic input frequency select bit. Input latched at power on. FS2 IN CAPIC IN Logic input frequency select bit. Input latched at power on. FS2 IN Logic input frequency select bit. Input latched | / | 48MHz | OUT | 3.3V Fixed 48MHz clock output |
| 24_48MHz OUT Selectable 24 or 48MHz output. 3, 9, 13, 20, 25, 36, 44, 47 GND PWR Ground pins for 3.3V supply. FS0 IN Logic input frequency select bit. Input latched at power on. PCICLK_F OUT 3.3V Free running PCI clock output. 11 FS1 IN Logic input frequency select bit. Input latched at power on. PCICLK0 OUT 3.3V PCI clock output. WDTB IN Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. PCICLK2 OUT 3.3V PCI clock output. WDEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock output. 22 PD# IN Agrynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for PC circuitry 5V tolerant. 29 SDATA I/O Data pin for PC circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. This 3.3V LYTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). This 53.3V LYTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). CPUCLKC_(1:0) OUT Time 'clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 1 REF OUT Time is clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPC OUT Complementory' clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs. | 0 | FS2 | IN | Logic input frequency select bit. Input latched at power on. |
| FSO | 8 | 24_48MHz | OUT | Selectable 24 or 48MHz output. |
| PCICLK_F OUT 3.3V Free running PCI clock output FS1 IN Logic input frequency select bit. Input latched at power on. PCICLK0 OUT 3.3V PCI clock output. WDTB IN Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. PCICLK2 OUT 3.3V PCI clock output. WDEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. PCICLK3 OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock output. 22 PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for IPC circuitry 5V tolerant. 29 SDATA I/O Data pin for IPC circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. 31 VIL_PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. | | GND | PWR | Ground pins for 3.3V supply. |
| PCICLK_F OUT 3.3V Free running PCI clock output FS1 IN Logic input frequency select bit. Input latched at power on. PCICLK0 OUT 3.3V PCI clock output. WDTB IN Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. PCICLK2 OUT 3.3V PCI clock output. WDEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. PCICLK3 OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK3 OUT 3.3V PCI clock output. 22 PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for IPC circuitry 5V tolerant. 29 SDATA I/O Data pin for IPC circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. 31 Vtt_PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). CPUCLKC_(1:0) OUT Complementory* clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. IREF OUT Time** clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory** clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. | 10 | FS0 | IN | Logic input frequency select bit. Input latched at power on. |
| PCICLKO OUT 3.3V PCI clock output. WDTB IN Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. PCICLK2 OUT 3.3V PCI clock output. WEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. PCICLK3 OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock output. 22 PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. BASATA I/O Data pin for IPC circuitry 5V tolerant. BASATA I/O Data pin for IPC circuitry 5V tolerant. WIT-PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. IN Time "clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. IREF OUT Time "clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. IN Time "clocks of differential pair CPU outputs. These are current outputs and external resistor are required for voltage bias. IN Time "clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. IN Time "clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. | 10 | PCICLK_F | OUT | 3.3V Free running PCI clock output |
| PCICLK0 OUT 3.3V PCI clock output. WDTB IN Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. PCICLK2 OUT 3.3V PCI clock output. WDEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. PCICLK3 OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock output. 22 PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for IPC circuitry 5V tolerant. 29 SDATA I/O Data pin for IPC circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 1REF OUT Time" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 1REF OUT Time "clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 29 CPUCLK_PPC OUT Time" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 40 CPUCLK_PPT OUT Time" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. | 11 | FS1 | IN | Logic input frequency select bit. Input latched at power on. |
| PCICLK2 OUT 3.3V PCI clock output. WDEN IN Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. PCICLK3 OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock outputs. PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. PB SCLK IN Clock pin for IPC circuitry 5V tolerant. PG SDATA I/O Data pin for IPC circuitry 5V tolerant. PULLPWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (accitive low). CPUCLKC_(1:0) OUT Complementory 'Clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. IREF OUT Tibe in establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. PCPUCLK_PPC OUT Complementory' clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. PCPUCLK_PPT OUT True"' clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. PCPUCLK_PPT OUT True"' clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. PCPUCLK_PPT OUT True"' clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. | - 11 | PCICLK0 | OUT | 3.3V PCI clock output. |
| PCICLK2 OUT 3.3V PCI clock output. Hardware enable of watch dog circuit. Default safe frequency is 100MHz. 0 = WD Disable; 1 = WD Enable. This is a latch input. PCICLK3 OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock outputs. PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for I ² C circuitry 5V tolerant. 29 SDATA I/O Data pin for I ² C circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. 33 Vtt_PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 35, 40 CPUCLKT_(1:0) OUT "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 1 REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. | 1.4 | WDTB | IN | Watch dog time base select input. 1 = 290 ms/step; 0 = 580 ms/step. |
| PCICLK3 OUT 3.3V PCI clock output. 21, 19, 18, 17 PCICLK (7:4) OUT 3.3V PCI clock outputs. 22 PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for I²C circuitry 5V tolerant. 29 SDATA I/O Data pin for I²C circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. 33 Vtt_PWRGD# IN are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 37 I REF OUT Time stablishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision required for voltage bias. This pin | 14 | PCICLK2 | OUT | 3.3V PCI clock output. |
| 21, 19, 18, 17 PCICLK (7:4) 22 PD# IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for I²C circuitry 5V tolerant. 29 SDATA I/O Data pin for I²C circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. True" clocks of differential pair CPU outputs. These are current outputs and external recisitor are required for voltage bias. I REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 15 | WDEN | IN | |
| Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. 27, 26, 23 AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. 28 SCLK IN Clock pin for I²C circuitry 5V tolerant. 29 SDATA I/O Data pin for I²C circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. 33 Vtt_PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 37 I REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | | PCICLK3 | OUT | 3.3V PCI clock output. |
| PD# IN internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. AGP (2:0) OUT AGP outputs defined as 2X PCI. These may not be stopped. SCLK IN Clock pin for I²C circuitry 5V tolerant. SDATA I/O Data pin for I²C circuitry 5V tolerant. RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 21, 19, 18, 17 | PCICLK (7:4) | OUT | 3.3V PCI clock outputs. |
| SCLK IN Clock pin for I ² C circuitry 5V tolerant. 29 SDATA I/O Data pin for I ² C circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. 33 Vtt_PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 35, 40 CPUCLKT_(1:0) OUT "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 37 I REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 22 | PD# | IN | internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power |
| 29 SDATA I/O Data pin for I ² C circuitry 5V tolerant. 30 RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. 33 Vtt_PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 35, 40 CPUCLKT_(1:0) OUT "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 37 I REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 27, 26, 23 | AGP (2:0) | OUT | AGP outputs defined as 2X PCI. These may not be stopped. |
| RESET# OUT Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. CPUCLKT_(1:0) OUT "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 10APIC OUT 2.5V clock outputs | 28 | SCLK | IN | Clock pin for I ² C circuitry 5V tolerant. |
| This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (3:0) and MULTSEL inputs are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 35, 40 CPUCLKT_(1:0) OUT "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 1 REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 29 | SDATA | I/O | Data pin for I ² C circuitry 5V tolerant. |
| are valid and are ready to be sampled (active low). 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 35, 40 CPUCLKT_(1:0) OUT "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 37 I REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 30 | RESET# | OUT | Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low. |
| 34, 39 CPUCLKC_(1:0) OUT "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 35, 40 CPUCLKT_(1:0) OUT "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. 37 I REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 41 CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 33 | Vtt_PWRGD# | IN | , |
| required for voltage bias. 1 REF OUT This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. IOAPIC OUT 2.5V clock outputs | 34, 39 | CPUCLKC_(1:0) | OUT | "Complementory" clocks of differential pair CPU outputs. These are current outputs and external |
| resistor tied to ground in order to establish the appropriate current. CPUCLK_PPC OUT Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. IOAPIC OUT 2.5V clock outputs | 35, 40 | CPUCLKT_(1:0) | OUT | required for voltage bias. |
| 42 CPUCLK_PPT OUT True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 37 | I REF | OUT | |
| 43 VDDCPU_PP (2.5V) PWR Power for CPUCLK_CS outputs 2.5V. 45 IOAPIC OUT 2.5V clock outputs | 41 | CPUCLK_PPC | OUT | Complementory" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. |
| 45 IOAPIC OUT 2.5V clock outputs | 42 | CPUCLK_PPT | OUT | True" clocks of differential pair CPU outputs. These are 2.5V push-pull outputs. |
| | 43 | VDDCPU_PP (2.5V) | PWR | Power for CPUCLK_CS outputs 2.5V. |
| 46 N/C - No connections to this pin. | | | | |
| 48 VDDLAPIC PWR Power for APIC clocks 2.5V. | | | | |



General I²C serial interface information

How to Write:

- · Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

| T starT bit Slave Address D2 _(H) WR WRite ACK Beginning Byte = N ACK Data Byte Count = X ACK Beginning Byte N ACK ACK Beginning Byte N O O Byte N + X - 1 | 1119 | index block write Operation | | | | | | |
|--|-------|-----------------------------|----------------------|-----|--|--|--|--|
| Slave Address D2(H) WR WRite ACK | Coi | ntroller (Host) | ICS (Slave/Receiver) | | | | | |
| WR WRite Beginning Byte = N ACK Data Byte Count = X ACK Beginning Byte N ACK O ACK O ACK O O D O O O D O | T | starT bit | | | | | | |
| ACK | Slav | e Address D2 _(H) | | | | | | |
| Beginning Byte = N | WR | WRite | | | | | | |
| ACK | | | | ACK | | | | |
| Data Byte Count = X | Beg | inning Byte = N | | | | | | |
| ACK Beginning Byte N O O O X O Byte N + X - 1 | | | | ACK | | | | |
| Beginning Byte N | Data | Byte Count = X | | | | | | |
| ACK O O O O Byte N + X - 1 | | | | ACK | | | | |
| O | Begir | nning Byte N | | | | | | |
| O Byte N + X - 1 | | | | ACK | | | | |
| O Byte N + X - 1 | | 0 | ţe | | | | | |
| O Byte N + X - 1 | | 0 | B | 0 | | | | |
| Byte N + X - 1 | | 0 | \times | 0 | | | | |
| | | | | 0 | | | | |
| 101 | Byte | e N + X - 1 | | | | | | |
| ACK | | | | ACK | | | | |
| P stoP bit | Р | stoP bit | | | | | | |

Index Block Write Operation

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| In | Index Block Read Operation | | | | | |
|-------|-----------------------------|--------|--------------------|--|--|--|
| Cor | troller (Host) | IC | S (Slave/Receiver) | | | |
| Т | starT bit | | | | | |
| Slave | e Address D2 _(H) | | | | | |
| WR | WRite | | | | | |
| | | | ACK | | | |
| Begi | nning Byte = N | | | | | |
| | | | ACK | | | |
| RT | Repeat starT | | | | | |
| Slave | e Address D3 _(H) | | | | | |
| RD | ReaD | | | | | |
| | | ACK | | | | |
| | | | | | | |
| | | | ata Byte Count = X | | | |
| | ACK | | | | | |
| | | | Beginning Byte N | | | |
| | ACK | | | | | |
| | | ţ | 0 | | | |
| | 0 | X Byte | 0 | | | |
| | 0 | × | 0 | | | |
| | 0 | | | | | |
| | | | Byte N + X - 1 | | | |
| N | Not acknowledge | | | | | |
| Р | stoP bit | | | | | |

^{*}See notes on the following page.

Byte 0: Functionality and frequency select register (Default=0)

| Bit | | | | | | D | escription | 1 | | PWD |
|---------|---|---------------------------------------|-------------|-------------|---------------|-----------------------------|----------------|----------------|--|-------|
| | Bit2 | Bit7 | Bit6 FS2 | Bit5 FS1 | Bit4 FS0 | CPUCLK MHz | AGPCLK MHz | PCICLK MHz | Spread % | |
| | | | | | | | | 24.00 | . / 0.200/ Cantar Caraad | |
| | 0 | 0 | 0 | 0 | <u>0</u> 1 | 102.00 | 68.00 | 34.00 | +/- 0.30% Center Spread | |
| | | 0 | | 1 | 0 | 105.00 | 70.00 72.00 | 35.00 | +/- 0.30% Center Spread +/- 0.30% Center Spread | |
| | 0 | 0 | 0 | 1 | 1 | | | 36.00 | +/- 0.30% Center Spread +/- 0.30% Center Spread | |
| | 0 | 0 | 1 | 0 | 0 | 111.00 | 74.00 | 27.00 | +/- 0.30% Center Spread +/- 0.30% Center Spread | |
| | 0 | 0 | 1 | 0 | 1 | 114.00 117.00 | 76.00 78.00 | 38.00 | +/- 0.30% Center Spread | |
| | 0 | 0 | 1 | 1 | 0 | 120.00 | 80.00 | 39.00 40.00 | +/- 0.30% Center Spread | |
| | 0 | 0 | 1 | 1 | 1 | 123.00 | 82.00 | 41.00 | +/- 0.30% Center Spread | |
| | 0 | 1 | 0 | 0 | 0 | 126.00 | 72.00 | 36.00 | +/- 0.30% Center Spread | |
| | 0 | 1 | 0 | 0 | 1 | 130.00 | 74.30 | 37.10 | +/- 0.30% Center Spread | |
| | 0 | 1 | 0 | 1 | 0 | 133.90 | 66.95 | 33.48 | +/- 0.30% Center Spread | |
| | 0 | 1 | 0 | 1 | 1 | 140.00 | 70.00 | 35.00 | +/- 0.30% Center Spread | |
| | 0 | 1 | 1 | 0 | 0 | 144.00 | 70.00 | 36.00 | +/- 0.30% Center Spread | |
| | 0 | 1 | 1 | 0 | 1 | 148.00 | 74.00 | 37.00 | +/- 0.30% Center Spread | |
| Bit | 0 | 1 | 1 | 1 | 0 | 152.00 | 76.00 | 38.00 | +/- 0.30% Center Spread | |
| (2,7:4) | 0 | 1 | 1 | 1 | 1 | 156.00 | 78.00 | 39.00 | +/- 0.30% Center Spread | 1xxxx |
| | 1 | 0 | 0 | 0 | 0 | 160.00 | 80.00 | 40.00 | +/- 0.30% Center Spread | |
| | 1 | 0 | 0 | 0 | 1 | 164.00 | 82.00 | 41.00 | +/- 0.30% Center Spread | |
| | 1 | 0 | 0 | 1 | 0 | 166.60 | 66.60 | 33.30 | +/- 0.30% Center Spread +/- 0.30% Center Spread | |
| | 1 | 0 | 0 | 1 | 1 | 170.00 | 68.00 | 34.00 | +/- 0.30% Center Spread | |
| | 1 | 0 | 1 | 0 | 0 | 175.00 | 70.00 | 35.00 | +/- 0.50% Center Spread | |
| | 1 | 0 | 1 | 0 | 1 | 180.00 | 70.00 | 36.00 | +/- 0.50% Center Spread | |
| | 1 | 0 | 1 | 1 | 0 | 185.00 | 74.00 | 37.00 | +/- 0.50% Center Spread | |
| | 1 | 0 | 1 | 1 | 1 | 190.00 | 76.00 | 38.00 | +/- 0.30% Center Spread | |
| | 1 | 1 | 0 | 0 | 0 | 66.80 | 66.80 | 33.40 | +/- 0.30% Center Spread | |
| | 1 | 1 | 0 | 0 | 1 | 100.90 | 67.27 | 33.63 | +/- 0.30% Center Spread | |
| | 1 | 1 | 0 | 1 | 0 | 133.60 | 66.80 | 33.40 | +/- 0.30% Center Spread | |
| | 1 | 1 | 0 | 1 | 1 | 200.40 | 66.80 | 33.40 | +/- 0.30% Center Spread | |
| | 1 | 1 | 1 | 0 | 0 | 66.60 | 66.60 | 32.30 | 0 to - 0.6% Down Spread | |
| | 1 | 1 | 1 | 0 | 1 | 100.00 | 66.60 | 33.30 | 0 to - 0.6% Down Spread | |
| | 1 | 1 | 1 | 1 | 0 | 200.00 | 68.60 | 33.30 | 0 to - 0.6% Down Spread | |
| | 1 | 1 | 1 | 1 | 1 | 133.30 | 68.60 | 33.30 | 0 to - 0.6% Down Spread | |
| Bit 3 | 0 - Frequency is selected by hardware select, latched inputs and Bit2 setting. 1 - Frequency is selected by Bit 2,7:4 | | | | | | | | 0 | |
| Bit 1 | 0 - N | 0 - Normal 1 - Spread spectrum enable | | | | | | | | |
| Bit 0 | | | | | | y will be so y will be p | | | ts 10 bit (4:0) | 0 |

Notes:

1. Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.

Byte 1: CPU Active/Inactive Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|------|--------|-----|---|
| Bit7 | - | 1 | (Reserved) |
| Bit6 | 10 | 1 | PCICLK_F (Active/Inactive) |
| Bit5 | - | 1 | (Reserved) |
| Bit4 | - | 1 | (Reserved) |
| Bit3 | - | 0 | CPUCLKT/C_CS 1x/2x Strength(1 = 2x, 0 = 1x) |
| Bit2 | 35, 34 | 1 | CPUCLKT/C1 (Active/Inactive) |
| Bit1 | 40, 39 | 1 | CPUCLKT/C0 (Active/Inactive) |
| Bit0 | 42, 41 | 1 | CPUCLKT/C_CS (Active/Inactive) |

Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|------|------|-----|---------------------------|
| Bit7 | 21 | 1 | PCICLK7 (Active/Inactive) |
| Bit6 | 19 | 1 | PCICLK6 (Active/Inactive) |
| Bit5 | 18 | 1 | PCICLK5 (Active/Inactive) |
| Bit4 | 17 | 1 | PCICLK4 (Active/Inactive) |
| Bit3 | 15 | 1 | PCICLK3 (Active/Inactive) |
| Bit2 | 14 | 1 | PCICLK2 (Active/Inactive) |
| Bit1 | 12 | 1 | PCICLK1 (Active/Inactive) |
| Bit0 | 11 | 1 | PCICLK0 (Active/Inactive) |

Byte 3: Active/Inactive Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|------|------|-----|----------------------------|
| Bit7 | - | 1 | Reserved |
| Bit6 | 1 | 1 | SEL 24_48, 0=24Mhz 1=48MHz |
| Bit5 | - | 1 | (Reserved) |
| Bit4 | - | - | (Reserved) |
| Bit3 | 45 | 1 | IOAPIC 1 |
| Bit2 | 23 | 1 | AGPCLK 0 |
| Bit1 | 26 | 1 | AGPCLK 1 |
| Bit0 | 27 | 1 | AGPCLK 2 |

Byte 4: Frequency Select Active/Inactive Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description | |
|-------|------|-----|----------------------------|--|
| Bit 7 | - | Х | Latched FS3# | |
| Bit 6 | - | X | Latched FS2# | |
| Bit 5 | - | Х | Latched FS1# | |
| Bit 4 | - | Х | Latched FS0# | |
| Bit 3 | 7 | 1 | 48MHz (Active/Inactive) | |
| Bit 2 | 8 | 1 | 24_48MHz (Active/Inactive) | |
| Bit 1 | - | Х | WDEN (Readback) | |
| Bit 0 | 1 | 1 | REF (Active/Inactive) | |

Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description | | | |
|-------|------|-----|-------------|--|--|--|
| Bit 7 | Χ | - | (Reserved) | | | |
| Bit 6 | Χ | - | (Reserved) | | | |
| Bit 5 | Χ | - | (Reserved) | | | |
| Bit 4 | Χ | - | (Reserved) | | | |
| Bit 3 | Χ | - | (Reserved) | | | |
| Bit 2 | Χ | - | (Reserved) | | | |
| Bit 1 | Χ | - | (Reserved) | | | |
| Bit 0 | Χ | - | (Reserved) | | | |

Byte 6: Vendor ID Register (1 = enable, 0 = disable)

| Bit | Name | PWD | Description |
|-------|------------------|-----|--|
| Bit 7 | Revision ID Bit3 | Х | |
| Bit 6 | Revision ID Bit2 | Х | Revision ID values will be based on individual device's revision |
| Bit 5 | Revision ID Bit1 | Х | Revision iD values will be based on individual device's revision |
| Bit 4 | Revision ID Bit0 | Х | |
| Bit 3 | Vendor ID Bit3 | 0 | (Reserved) |
| Bit 2 | Vendor ID Bit2 | 0 | (Reserved) |
| Bit 1 | Vendor ID Bit1 | 0 | (Reserved) |
| Bit 0 | Vendor ID Bit0 | 1 | (Reserved) |

Byte 7: Revision ID and Device ID Register

| Bit | Name | PWD | Description |
|-------|------------|-----|---|
| Bit 7 | Device ID7 | 1 | |
| Bit 6 | Device ID6 | 0 | |
| Bit 5 | Device ID5 | 0 | |
| Bit 4 | Device ID4 | 1 | Device ID values will be based on individual device "01h" in this case. |
| Bit 3 | Device ID3 | 1 | |
| Bit 2 | Device ID2 | 0 | |
| Bit 1 | Device ID1 | 1 | |
| Bit 0 | Device ID0 | 0 | |

Byte 8: Byte Count Read Back Register

| Bit | Name | PWD | Description |
|-------|-------|-----|--|
| Bit 7 | Byte7 | 0 | |
| Bit 6 | Byte6 | 0 | |
| Bit 5 | Byte5 | 0 | Niete Mitten to the manifestance ill and forces by the account and become |
| Bit 4 | Byte4 | 0 | Note: Writing to this register will configure byte count and how many bytes will be read back, default is $OF_H = 15$ bytes. |
| Bit 3 | Byte3 | 1 | Thany bytes will be read back, delault is $OF_H = 15$ bytes. |
| Bit 2 | Byte2 | 1 | |
| Bit 1 | Byte1 | 1 | |
| Bit 0 | Byte0 | 1 | |



Bit 1 Bit 0

Byte 9: Watchdog Timer Count Register

WD1

WD0

| Bit | Name | PWD | Description |
|-------|------|-----|---|
| Bit 7 | WD7 | 0 | |
| Bit 6 | WD6 | 0 | |
| Bit 5 | WD5 | 0 | The decimal representation of these 8 bits correspond to X • |
| Bit 4 | WD4 | 0 | 290ms the watchdog timer will wait before it goes to alarm mode |
| Bit 3 | WD3 | 1 | and reset the frequency to the safe setting. Default at power up is |
| Bit 2 | WD2 | 0 | 16 • 290ms = 4.6 seconds. |

Byte 10: Programming Enable bit 8 Watchdog Control Register

0

0

| Bit | Name | PWD | Description | |
|-------|-------------------|-----|--|--|
| Bit 7 | Program Enable | 0 | Programming Enable bit 0 = no programming. Frequencies are selected by HW latches or Byte0 1 = enable all PC programing. | |
| Bit 6 | WD Enable | 0 | Watchdog Enable bit. This bit will over write WDEN latched value. 0 = disable, 1 = Enable. | |
| Bit 5 | WD Alarm | 0 | Watchdog Alarm Status 0 = normal 1= alarm status | |
| Bit 4 | SF4 | 0 | | |
| Bit 3 | SF3 | 1 | Watchdon onto frequency hite Writing to those hite will configure the cofe | |
| Bit 2 | SF2 | 0 | Watchdog safe frequency bits. Writing to these bits will configure the safe | |
| Bit 1 | SF1 | 0 | frequency corrsponding to Byte 0 Bit 2, 7:4 table | |
| Bit 0 | SF0 | 0 | | |

Byte 11: VCO Frequency M Divider (Reference divider) Control Register

| Bit | Name | PWD | Description |
|-------|--------|-----|--|
| Bit 7 | Ndiv 8 | Х | N divider bit 8 |
| Bit 6 | Mdiv 6 | X | |
| Bit 5 | Mdiv 5 | X | |
| Bit 4 | Mdiv 4 | X | The decimal respresentation of Mdiv (6:0) corresposd to the |
| Bit 3 | Mdiv 3 | X | reference divider value. Default at power up is equal to the |
| Bit 2 | Mdiv 2 | Х | latched inputs selection. |
| Bit 1 | Mdiv 1 | Х | |
| Bit 0 | Mdiv 0 | Х | |

Byte 12: VCO Frequency N Divider (VCO divider) Control Register

| Bit | Name | PWD | Description |
|-------|--------|-----|---|
| Bit 7 | Ndiv 7 | Х | |
| Bit 6 | Ndiv 6 | Х | |
| Bit 5 | Ndiv 5 | X | The decimal representation of Ndiv (8:0) correspond to the |
| Bit 4 | Ndiv 4 | X | The decimal representation of Ndiv (8:0) correspond to the VCO divider value. Default at power up is equal to the |
| Bit 3 | Ndiv 3 | X | latched inputs selecton. Notice Ndiv 8 is located in Byte 11. |
| Bit 2 | Ndiv 2 | Х | |
| Bit 1 | Ndiv 1 | X | |
| Bit 0 | Ndiv 0 | X | |

| Bit | Name | PWD | Description |
|-------|------|-----|--|
| Bit 7 | SS 7 | Χ | |
| Bit 6 | SS 6 | Χ | T 0 10 (40.0) L': III |
| Bit 5 | SS 5 | Χ | The Spread Spectrum (12:0) bit will program the spread |
| Bit 4 | SS 4 | Χ | precentage. Spread precent needs to be calculated based on the VCO frequency, spreading profile, spreading amount and spread |
| Bit 3 | SS 3 | Χ | frequency. It is recommended to use ICS software for spread |
| Bit 2 | SS 2 | Χ | programming. Default power on is latched FS divider. |
| Bit 1 | SS 1 | Χ | programming. Doladic power on to laterica i o divider. |
| Bit 0 | SS 0 | Χ | |

Byte 14: Spread Spectrum Control Register

| Bit | Name | PWD | Description |
|-------|----------|-----|------------------------|
| Bit 7 | Reserved | Х | Reserved |
| Bit 6 | Reserved | Х | Reserved |
| Bit 5 | Reserved | X | Reserved |
| Bit 4 | SS 12 | X | Spread Spectrum Bit 12 |
| Bit 3 | SS 11 | X | Spread Spectrum Bit 11 |
| Bit 2 | SS 10 | Х | Spread Spectrum Bit 10 |
| Bit 1 | SS 9 | Х | Spread Spectrum Bit 9 |
| Bit 0 | SS 8 | X | Spread Spectrum Bit 8 |

Byte 15: Output Divider Control Register

| Bit | Name | PWD | Description |
|-------|---------------|-----|---|
| Bit 7 | CPU 0/1 Div 3 | 0 | |
| Bit 6 | CPU 0/1 Div 2 | 1 | CPU 0/1 clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to |
| Bit 5 | CPU 0/1 Div 1 | 0 | Table 1. Default at power up is latched FS divider. |
| Bit 4 | CPU 0/1 Div 0 | 1 | Table 1. Delault at power up is lateried 1.0 divider. |
| Bit 3 | CPU_CS Div 3 | 0 | |
| Bit 2 | CPU_CS Div 2 | 1 | CPU_CS clock divider ratio can be configured via these 4 bits individually. For divider selection table refer |
| Bit 1 | CPU_CS Div 1 | 0 | to Table 1. Default at power up is latched FS divider. |
| Bit 0 | CPU_CS Div 0 | 1 | to rable 1. Belault at power up is lateried 1 6 divider. |

Byte 16: Output Divider Control Register

| Bit | Name | PWD | Description |
|-------|------------|-----|--|
| Bit 7 | AGP Div 3 | 0 | ACD alone divides notice on the confirmed via the confirmed |
| Bit 6 | AGP Div 2 | 1 | AGP clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to |
| Bit 5 | AGP Div 1 | 0 | Table 1. Default at power up is latched FS divider. |
| Bit 4 | AGP Div 0 | 1 | Table 1. Deladit at power up is lateried 1.5 divider. |
| Bit 3 | APIC Div 3 | 0 | 10.4.510 1 1 1 1 1 1 1 1 1 1 1 |
| Bit 2 | APIC Div 2 | 1 | IOAPIC clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to |
| Bit 1 | APIC Div 1 | 0 | Table 1. Default at power up is latched FS divider. |
| Bit 0 | APIC Div 0 | 1 | Table 1. Deladit at power up is lateried 1.5 divider. |

Byte 17: Output Divider Control Register

| Bit | Name | PWD | Description |
|-------|-------------|-----|---|
| Bit 7 | PCI_INV | 0 | PCICLK Phase Inversion bit |
| Bit 6 | AGP | 0 | AGP Phase Inversion bit |
| Bit 5 | CPU 0/1_INV | 0 | CPU 0/1 Phase Inversion bit |
| Bit 4 | CPU_CS_INV | 0 | CPU_CS Phase Inversion bit |
| Bit 3 | PCI Div 3 | 1 | |
| Bit 2 | PCI Div 2 | 0 | PCI clock divider ratio can be configured via these 4 bits |
| Bit 1 | PCI Div 1 | 0 | individually. For divider selection table refer to Table 2. Default at power up is latched FS divider. |
| Bit 0 | PCI Div 0 | 1 | Boladit at power up to lateriou i e divider. |

Table 1 Table 2

| Div (3:2) | 00 | 01 | 10 | 11 | Div (3:2) | 00 | 01 | 10 | 11 |
|-----------|----|-----|-----|-----|-----------|----|-----|-----|-----|
| Div (1:0) | 00 | 01 | 10 | 11 | Div (1:0) | 00 | 01 | 10 | 11 |
| 00 | /2 | /4 | /8 | /16 | 00 | /4 | /8 | /16 | /32 |
| 01 | /3 | /6 | /12 | /24 | 01 | /3 | /6 | /12 | /24 |
| 10 | /5 | /10 | /20 | /40 | 10 | /5 | /10 | /20 | /40 |
| 11 | /7 | /14 | /28 | /56 | 11 | /9 | /18 | /36 | /72 |

Byte 18: Group Skew Control Register

| Bit | Name | PWD | Description |
|-------|------------|-----|---|
| Bit 7 | CPU_Skew 1 | 0 | These 2 bits delay the CPUCLKC/T_CS with respect to CPUCLKC/T (1:0) |
| Bit 6 | CPU_Skew 0 | 0 | 00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps |
| Bit 5 | Reserved | 0 | Reserved |
| Bit 4 | Reserved | 0 | Reserved |
| Bit 3 | CPU_Skew 1 | 0 | These 2 bits delay the CPUCLKC/T (1:0) clock with respect to CPUCLKC/T_CS |
| Bit 2 | CPU_Skew 0 | 0 | 00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps |
| Bit 1 | Reserved | 0 | Reserved |
| Bit 0 | Reserved | 0 | Reserved |

Byte 19: Group Skew Control Register

| Bit | Name | PWD | Description |
|-------|------------|-----|---|
| Bit 7 | AGP_Skew 1 | 1 | These 2 bits delay the AGP (2:1) with respect to CPUCLK |
| Bit 6 | AGP_Skew 0 | 0 | 00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps |
| Bit 5 | Reserved | 0 | Reserved |
| Bit 4 | Reserved | 0 | Reserved |
| Bit 3 | AGP_Skew 1 | 0 | These 2 bits delay the AGP_0 with respect to CPUCLK |
| Bit 2 | AGP_Skew 0 | 1 | 00 = 0ps $01 = 250$ ps $10 = 500$ ps $11 = 750$ ps |
| Bit 1 | Reserved | 0 | Reserved |
| Bit 0 | Reserved | 0 | Reserved |

Byte 20: Group Skew Control Register

| Bit | Name | PWD | Description |
|-------|-------------|-----|--|
| Bit 7 | PCI_Skew 3 | 1 | These 4 bits can change the CPU to PCI (7:0) skew from 1.4ns - |
| Bit 6 | PCI_Skew 2 | 0 | 2.9ns. Default at power up is - 2.5ns. Each binary increment or |
| Bit 5 | PCI_Skew 1 | 0 | decrement of Bits (3:0) will increase or decrease the delay of the |
| Bit 4 | PCI_Skew 0 | 0 | PCI clocks by 100ps. |
| Bit 3 | PCIF_Skew 3 | 1 | These 4 bits can change the CPU to PCIF skew from 1.4ns - |
| Bit 2 | PCIF_Skew 2 | 0 | 2.9ns. Default at power up is - 2.5ns. Each binary increment or |
| Bit 1 | PCIF_Skew 1 | 0 | decrement of Bit (3:0) will increase or decrease the delay of the |
| Bit 0 | PCIF_Skew 0 | 0 | PCI clocks by 100ps. |

Byte 21: Slew Rate Control Register

| Bit | Name | PWD | Description |
|-------|------------------|-----|---|
| Bit 7 | PCIF_1_Slew 1 | 0 | PCIFclock slew rate control bits. |
| Bit 6 | PCIF_1_Slew 0 | 1 | 01 = strong:11 = normal; 10 = weak |
| Bit 5 | PCIF_0_Slew 1 | 0 | PCI clock slew rate control bits. |
| Bit 4 | PCIF_0_Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |
| Bit 3 | AGP (2:1)_Slew 1 | 0 | AGP (2:1) clock slew rate control bits. |
| Bit 2 | AGP (2:1)_Slew 1 | 1 | 01 = strong: 11 = normal; 10 = weak |
| Bit 1 | AGP_0_Slew 1 | 0 | AGP_0 clock slew rate control bits. |
| Bit 0 | AGP_0_Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |

Byte 22: Slew Rate Control Register

| Bit | Name | PWD | Description |
|-------|------------------|-----|---|
| Bit 7 | REF Slew 1 | 0 | REF clock slew rate control bits. |
| Bit 6 | REF Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |
| Bit 5 | PCI (7:4) Slew 1 | 0 | PCI (6:4) clock slew rate control bits. |
| Bit 4 | PCI (7:4) Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |
| Bit 3 | PCI (3:1) Slew 1 | 0 | PCI (3:1) clock slew rate control bits. |
| Bit 2 | PCI (3:1) Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |
| Bit 1 | PCI0 Slew 1 | 0 | PCI0 clock slew rate control bits. |
| Bit 0 | PCI0 Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |

Byte 23: Slew Rate Control Register

| Bit | Name | PWD | Description |
|-------|--------------|-----|-------------------------------------|
| Bit 7 | Reserved | X | Reserved |
| Bit 6 | Reserved | X | Reserved |
| Bit 5 | Reserved | Х | Decembed |
| Bit 4 | Reserved | X | Reserved |
| Bit 3 | 48-24 Slew 1 | 0 | 48-24 clock slew rate control bits. |
| Bit 2 | 48-24 Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |
| Bit 1 | 48-24 Slew 1 | 0 | 48-24 clock slew rate control bits. |
| Bit 0 | 48-24 Slew 0 | 1 | 01 = strong: 11 = normal; 10 = weak |



Absolute Maximum Ratings

Logic Inputs GND –0.5 V to V_{DD} +0.5 V

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70C$; Supply Voltage $V_{DD} = 3.3 \text{ V} + 5\%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------|------------------------------------|---|---------------|----------|----------------|-------|
| Input High Voltage | V_{IH} | \wedge | 2 | | $V_{DD} + 0.3$ | V |
| Input Low Voltage | V_{IL} | | V_{SS} -0.3 | 77 | 8.0 | V |
| Input High Current | I _{IH} | $V_{IN} = V_{DD}$ | -5 | | 5 | m A |
| Input Low Current | I _{IL1} | V _{IN} = 0 V; Inputs with no pull-up resistors | -5> | | | m A |
| Input Low Current | I _{IL2} | V _{IN} = 0 V; Inputs with pull-up resistors | -200 | | | m A |
| Operating | 1 | C _L = 0 pF; Select @ 66M | > | | 100 | m A |
| Supply Current | I _{DD3.3OP} | C _L = Full load | | | 280 | m A |
| Power Down | KAQ 5 | IREF=2.32 | | | 20 | m A |
| Supply Current | IDD3.3PD | IREF= 5mA | | | 37 | m A |
| Input frequency | E | $V_{DD} = 3.3 \text{ V};$ | | | | MHz |
| Pin Inductance | L _{pin} | | | | 7 | nΗ |
| | C _{IN} | Logic Inputs | | \wedge | 5 | рF |
| Input Capacitance ¹ | Cout | Out put pin capacitance | | | 6 | pF |
| | CINX | X1 & X2 pins | 27 | | 45 | pF |
| Transition Time ¹ | T_{trans} | To 1st crossing of target Freq. | | | 3 | m S |
| Settling Time ¹ | // T _s | From 1st crossing to 1% target Freq. | | | 3 | m S |
| Clk Stabilization ¹ | T _{STAB} | From V _{DD} = 3.3 V to 1% target Freq. | | | 3 | m S |
| Delay | t _{PZH} ,t _{PZH} | output enable delay (all outputs) | / 1 | | 10 | nS |
| Dolay | t _{PLZ} ,t _{PZH} | output disable delay (all outputs) | 1 | | 10 | nS |

¹Guarenteed by design, not 100% tested in production.

Electrical Characteristics - CPUCLKC/T

 $T_A = 0 - 70^{\circ} \text{ C}$; $V_{DD} = 3.3 \text{ V} + /-5\%$; (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|-----------------------|--|-----------|-------------------|-----|-------|
| Current Source Output Impedance | Z _O | $V_O = V_X$ | 3000 | $\langle \rangle$ | | Ω |
| Output High Voltage | V_{OH} | V _R = 475W <u>+</u> 1%; IREF = 2.32mA; I _{OH} = 6*IREF | | 0.71 | 1.2 | V |
| Output High Current | I _{OH} | $V_R = 47.5W \pm 1.70$, INCL = 2.32IIIA, $I_{OH} = 0$ INCL | | -13.92 | | mΑ |
| Rise Time ¹ | t _r | $V_{OL} = 20\%, V_{OH} = 80\%$ | 175 | 1 | 700 | ps |
| Differential Crossover Voltage ¹ | V _X | Note 3 | 45 | 50 | 55 | % |
| Duty Cycle ¹ | d _t | $V_T = 50\%$ | 45 | 51 | 55 | % |
| Skew ¹ , CPU to CPU | t _{sk} | $V_T = 50\%$ | | | 150 | ps |
| Jitter, Cycle-to-cycle ¹ | t _{jcyc-cyc} | $V_T = V_X$ | | | 200 | ps |

Notes:

Electrical Characteristics - CPUCLKTC_CS

 $T_A = 0 - 70^{\circ} \text{ C}$; $V_{DD} = 2.5 \text{ V} + /-5\%$; $C_L = 20 \text{ pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|-------------------------------|--|------|-----|------|-------|
| Output High Voltage | V_{OH2B} | I _{OH} = -12.0 mA | 2 | | | V |
| Output Low Voltage | $V_{\rm OL2B}$ | I _{OL} = 12 mA | | | 0.4 | V |
| Output High Current | I _{OH2B} | V _{OH} = 1.7 V | | | -19 | mA |
| Output Low Current | I_{OL2B} | $V_{OL} = 0.7 \text{ V}$ | 19 | | | mA |
| Rise Time | t _{r2B} ¹ | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$ | | | 1.6 | ns |
| Differential Crossover Voltage ¹ | V _× | Note 3 | 45 | 50 | 55 | % |
| Duty Cycle | d_{t2B}^{-1} | $V_T = 1.25 \text{ V}$ | 45 | | 55 | % |
| Skew | t _{sk2B} | V _T = 1.25 V | | | 175 | ps |
| Jitter, Cycle-to-cycle | t _{jcyc-cyc2B} 1 | V _T = 1.25 V | | | 250 | ps |
| Jitter, One Sigma | t _{j1s2B} 1 | $V_T = 1.25 \text{ V}$ | | | 150 | ps |
| Jitter, Absolute | t _{jabs2B} | $V_T = 1.25 \text{ V}$ | -250 | · | +250 | ps |

¹Guaranteed by design, not 100% tested in production.

^{1 -} Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCICLK

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10-30 \text{ pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|------------------------------------|--|-----|-------|------|-------|
| Output Frequency | F0 ¹ | | | 33.33 | | MHz |
| Output Impedance | R _{DSN1} ¹ | $V_{O} = V_{DD}^{*}(0.5)$ | 12 | | 55 | Ω |
| Output High Voltage | V _{OH1} | I _{OH} = -1 mA | 2.4 | | | V |
| Output Low Voltage | V _{OL1} | $I_{OL} = 1 \text{ m A}$ | | | 0.55 | V |
| Output High Current | I _{OH1} | VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V | -33 | | -33 | m A |
| Output Low Current | I _{OL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 30 | | 38 | m A |
| Rise Time | ţ _{r1} | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 0.5 | | 2 | ns |
| Fall Time | (t _{f1}) | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 0.5 | | 2 | ns |
| Duty Cycle | d _{t1} 1 | V _T = 1.5 V | 45 | | 55 | % |
| Skew | t _{skl} | $V_T = 1.5 \text{ V}$ | | | 500 | ps |
| Jitter | t _{jcyc-cyc} ¹ | $V_T = 1.5 \text{ V}$ | | | 250 | ps |

¹Guarenteed by design, not 100% tested in production.

Electrical Characteristics - 3V66

 $T_A = 0 - 70C; V_{DD} = 3.3 \text{ V +/-5\%}; C_L = 10-30 \text{ pF (unless otherwise stated)}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|--------------------------------|--|-----|-------|-----|-------|
| Output Frequency | F _{O1} | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | 66.66 | | MHz |
| Output Impedance | R _{DSP1} ¹ | $V_{O} = V_{DD}^{*}(0.5)$ | 12 | | 55 | Ω |
| Output High Voltage | V _{OH1} | I _{OH} = -1 m A | 2.4 | | | V |
| Output Low Voltage | V _{OL1} | I _{OL} = 1 m A | | | 0.4 | V |
| Output High Current | I _{OH1} | VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V | -33 | | -33 | m A |
| Output Low Current | I _{OL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 30 | | 38 | m A |
| Rise Time | t _{r1} 1 | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 0.5 | | 2 | ns |
| Fall Time | t _{f1} 1 | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 0.5 | | 2 | ns |
| Duty Cycle | d _{t1} ¹ | $V_{T} = 1.5 \text{ V}$ | 45 | | 55 | % |
| Skew | t _{sk1} 1 | V _T = 1.5 V | | | 500 | ps |
| Jitter | tjcyc-cyc ¹ | V _T = 1.5 V | | | 250 | ps |

¹Guarenteed by design, not 100% tested in production.

Electrical Characteristics - 48MHz

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V} + /-5\%$; $C_1 = 10-30 \text{ pF}$ (unless otherwise stated)

| TA = 0 100, VDD = 0.0 V 17 070, 0E = 10 00 pt (united dutor) | | | | | | | | |
|--|--------------------------------|--|---------------|-----|------|-------|--|--|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | | |
| Output Frequency | F _O ¹ | $V_O = V_{DD}^*(0.5)$ | | 48 | | MHz | | |
| Output Impedance | R _{DSN1} ¹ | $V_{O} = V_{DD}^{*}(0.5)$ | 12 | | 55 | Ω | | |
| Output High Voltage | V _{OH1} | $I_{OH} = -1 \text{ m A}$ | 2.4 | | | V | | |
| Output Low Voltage | V _{OL1} | $I_{OL} = 1 \text{ mA}$ | \mathcal{S} | | 0.55 | V | | |
| Output High Current | I _{OH1} | VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V | -29 | | -23 | m A | | |
| Output Low Current | I _{QL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 29 | | 27 | m A | | |
| 48DOT Rise Time | t _{r1} | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 0.5 | | 1 | ns | | |
| 48DOT Fall Time | t _{f1} | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 0.5 | | 1 | ns | | |
| VCH 48 USB Rise Time | t,1 | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 1 | | 2 | ns | | |
| VCH 48 USB Fall Time | tf ¹ | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 1 | | 2 | ns | | |
| 48 DOT to 48 USB Skew | tskew ¹ | VT=1.5V | | | 1 | ns | | |
| Duty Cycle | d ₁₁ | $V_T = 1.5 \text{ V}$ | 45 | | 55 | % | | |
| Jitter | t _{jcyc-cyc} 1 | $V_T = 1.5 \text{ V}$ | | | 350 | ps | | |

¹Guarenteed by design, not 100% tested in production.

Electrical Characteristics - REF

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10-20 \text{ pF (unless otherwise stated)}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|--------------------------------|--|-----|-----|-----|-------|
| Output Frequency | F ₀₁ | | | | | MHz |
| Output Impedance | R _{DSP1} ¹ | $V_{O} = V_{DD}^{*}(0.5)$ | 20 | | 60 | Ω |
| Output High Voltage | V_{OH1} | I _{OH} = -1 mA | 2.4 | | | V |
| Output Low Voltage | V_{OL1} | I _{OL} = 1 mA | | | 0.4 | V |
| Output High Current | I _{OH1} | VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V | -29 | | -23 | mA |
| Output Low Current | I _{OL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 29 | | 27 | mA |
| Rise Time | t _{r1} 1 | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 1 | | 4 | ns |
| Fall Time | t _{f1} 1 | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 1 | | 4 | ns |
| Duty Cycle | d_{t1}^{-1} | $V_{T} = 1.5 \text{ V}$ | 45 | | 55 | % |
| Jitter | t _{jcyc-cyc} | $V_T = 1.5 \text{ V}$ | | | 500 | ps |

¹Guarenteed by design, not 100% tested in production.

Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. Figure 1 shows a means of implementing this function when

a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.






Fig. 1

Power Down Waveform




Note

- 1. After PD# is sampled active (Low) for 2 consective rising edges of CPUCLKs, all the output clocks are driven Low on their next High to Low transitiion.
- 2. Power-up latency <3ms.
- 3. Waveform shown for 100MHz



Group Offset Waveforms



| | In Millir | meters | In Inches | | |
|--------|-----------|-----------|-------------------|-------|--|
| SYMBOL | COMMON D | IMENSIONS | COMMON DIMENSIONS | | |
| | MIN | MAX | MIN | MAX | |
| Α | 2.41 | 2.80 | .095 | .110 | |
| A1 | 0.20 | 0.40 | .008 | .016 | |
| b | 0.20 | 0.34 | .008 | .0135 | |
| С | 0.13 | 0.25 | .005 | .010 | |
| D | SEE VAR | IATIONS | SEE VARIATIONS | | |
| E | 10.03 | 10.68 | .395 | .420 | |
| E1 | 7.40 | 7.60 | .291 | .299 | |
| е | 0.635 I | BASIC | 0.025 BASIC | | |
| h | 0.38 | 0.64 | .015 | .025 | |
| L | 0.50 | 1.02 | .020 | .040 | |
| N | SEE VAR | IATIONS | SEE VARIATIONS | | |
| α | 0° | 8° | 0° | 8° | |

VARIATIONS

| N | Dm | nm. | D (inch) | | |
|----|-------|-------|----------|------|--|
| | MIN | MAX | MIN | MAX | |
| 48 | 15.75 | 16.00 | .620 | .630 | |

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

300 mil SSOP Package

Ordering Information

ICS950904yFT



Registered Company



For more information on Integrated Circuit Systems Inc. or any of our products please visit our web site at: http://www.icst.com