



# TS4985

## 2x1.2W Stereo Audio Power Amplifier with Dedicated Standby Pins

PRODUCT PREVIEW

- Operating from  $V_{CC}=2.2V$  to  $5.5V$
- 1.2W output power per channel @  $V_{CC}=5V$ , THD+N=1%,  $R_L=8\Omega$
- 10nA standby current
- 62dB PSRR @ 217Hz with Grounded inputs
- High SNR: 106dB(A) typ.
- Near Zero Pop & Click
- Lead-free 15 bumps flip-chip package

### Description

The TS4985 has been designed for top of the class stereo audio applications. Thanks to its compact and power dissipation efficient flip-chip package, it suits various applications.

With a BTL configuration, this audio power amplifier is capable of delivering 1.2W per channel of continuous RMS Output Power into an  $8\Omega$  load @ 5V.


Each output channel (Left and Right), has an external controlled standby mode pin (STDBYL&STDBYR) to reduce the supply current to less than 10nA per channel. The device also features an internal thermal shutdown protection.

The gain of each channel can be configured by external gain setting resistors.

### Applications

- Cellular mobile phones
- Notebook & PDA computers
- LCD monitors & TVs
- Portable audio devices

### Pin Connections (top view)



### Order Codes

Part Number	Temperature Range	Package	Packaging	Marking
TS4985EIJT <sup>1</sup>	-40, +85°C	Flip-Chip	Tape & Reel	
TS4985EIKJT <sup>2</sup>				

1) *E* = Lead-free Flip-Chip

2) *K* = Back coating option

1 Application Diagram

Figure 1 : Typical application schematics




Table 1: External Component Descriptions

Components	Functional Description
$R_{IN\ L,R}$	Inverting input resistors which sets the closed loop gain in conjunction with $R_{FEED}$ . These resistors also form a high pass filter with $C_{IN}$ ( $f_c = 1 / (2 \times \pi \times R_{IN} \times C_{IN})$ )
$C_{IN\ L,R}$	Input coupling capacitors which blocks the DC voltage at the amplifier input terminal
$R_{FEED\ L,R}$	Feedback resistors which sets the closed loop gain in conjunction with $R_{IN}$
$C_S$	Supply Bypass capacitor which provides power supply filtering
$C_B$	Bypass pin capacitor which provides half supply filtering
$A_{V\ L,R}$	Closed loop gain in BTL configuration = $2 \times (R_{FEED} / R_{IN})$ on each channel

## 2 Absolute Maximum Ratings

**Table 2: Key parameters and their absolute maximum ratings**

Symbol	Parameter	Value	Unit
VCC	Supply voltage <sup>1</sup>	6	V
V <sub>i</sub>	Input Voltage <sup>2</sup>	G <sub>ND</sub> to V <sub>CC</sub>	V
T <sub>oper</sub>	Operating Free Air Temperature Range	-40 to + 85	°C
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>j</sub>	Maximum Junction Temperature	150	°C
R <sub>thja</sub>	Thermal Resistance Junction to Ambient	tba	°C/W
Pd	Power Dissipation	Internally Limited	
ESD	Human Body Model <sup>3</sup>	2	kV
ESD	Machine Model	200	V
	Latch-up Immunity	200mA	

1) All voltages values are measured with respect to the ground pin.

2) The magnitude of input signal must never exceed V<sub>CC</sub> + 0.3V / G<sub>ND</sub> - 0.3V.

3) All Voltage values are measured from each pin with respect to supplies.

**Table 3: Operating Conditions**

Symbol	Parameter	Value	Unit
VCC	Supply Voltage	2.2 to 5.5	V
V <sub>ICM</sub>	Common Mode Input Voltage Range	1.2V to V <sub>CC</sub>	V
V <sub>STB</sub>	Standby Voltage Input: Device ON Device OFF	$1.35 \leq V_{STB} \leq V_{CC}$ $GND \leq V_{STB} \leq 0.4$	V
RL	Load Resistor	≥ 4	Ω
ROUT-GND	Resistor Output to GND (V <sub>STB</sub> = GND)	≥ 1	MΩ
TSD	Thermal Shutdown Temperature	150	°C
RTHJA	Thermal Resistance Junction to Ambient Flip Chip <sup>1</sup>	tba	°C/W

1) When mounted on a 4-layer PCB.

### 3 Electrical Characteristics

**Table 4:**  $V_{CC} = +5V$ ,  $GND = 0V$ ,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply Current No input signal, no load		7.4	12	mA
$I_{STANDBY}$	Standby Current <sup>1</sup> No input signal, $V_{stdby} = G_{ND}$ , $R_L = 8\Omega$		10	1000	nA
$V_{OO}$	Output Offset Voltage No input signal, $R_L = 8\Omega$		1	10	mV
$P_o$	Output Power THD = 1% Max, $F = 1kHz$ , $R_L = 8\Omega$	0.9	1.2		W
THD + N	Total Harmonic Distortion + Noise $P_o = 1W_{rms}$ , $A_v = 2$ , $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$		0.2		%
PSRR	Power Supply Rejection Ratio <sup>2</sup> $R_L = 8\Omega$ , $A_v = 2$ , $V_{ripple} = 200mV_{pp}$ , Input Grounded $F = 217Hz$ $F = 1kHz$	55 55	62 64		dB
Crosstalk	Channel Separation, $R_L = 8\Omega$ $F = 1kHz$ $F = 20Hz$ to $20kHz$		tba tba		dB
$T_{WU}$	Wake-Up Time ( $C_b = 1\mu F$ )		90	130	ms
$T_{STDB}$	Standby Time ( $C_b = 1\mu F$ )		10		$\mu s$
$V_{STDBH}$	Standby Voltage Level High			1.3	V
$V_{STDBL}$	Standby Voltage Level Low			0.4	V
$\Phi_M$	Phase Margin at Unity Gain $R_L = 8\Omega$ , $C_L = 500pF$		65		Degrees
GM	Gain Margin $R_L = 8\Omega$ , $C_L = 500pF$		15		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$		1.5		MHz

1) Standby mode is activated when  $V_{stdby}$  is tied to Gnd.

2) All PSRR data limits are guaranteed by production sampling tests  
Dynamic measurements -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the sinusoidal signal superimposed upon  $V_{cc}$ .

Table 5:  $V_{CC} = +3.3V$ ,  $GND = 0V$ ,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply Current No input signal, no load		6.6	12	mA
$I_{STANDBY}$	Standby Current <sup>1</sup> No input signal, $V_{stdby} = G_{ND}$ , $R_L = 8\Omega$		10	1000	nA
$V_{OO}$	Output Offset Voltage No input signal, $R_L = 8\Omega$		1	10	mV
$P_o$	Output Power THD = 1% Max, $F = 1kHz$ , $R_L = 8\Omega$	375	500		mW
THD + N	Total Harmonic Distortion + Noise $P_o = 400mWrms$ , $A_v = 2$ , $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$		0.1		%
PSRR	Power Supply Rejection Ratio <sup>2</sup> $R_L = 8\Omega$ , $A_v = 2$ , $V_{ripple} = 200mVpp$ , Input Grounded $F = 217Hz$ $F = 1kHz$	55 55	61 63		dB
Crosstalk	Channel Separation, $R_L = 8\Omega$ $F = 1kHz$ $F = 20Hz$ to $20kHz$		tba tba		dB
$T_{WU}$	Wake-Up Time ( $C_b = 1\mu F$ )		110	140	ms
$T_{STDB}$	Standby Time ( $C_b = 1\mu F$ )		10		$\mu s$
$V_{STDBH}$	Standby Voltage Level High			1.2	V
$V_{STDBL}$	Standby Voltage Level Low			0.4	V
$\Phi_M$	Phase Margin at Unity Gain $R_L = 8\Omega$ , $C_L = 500pF$		65		Degrees
GM	Gain Margin $R_L = 8\Omega$ , $C_L = 500pF$		15		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$		1.5		MHz
GBP	Gain Bandwidth Product $R_L = 8\Omega$		1.5		MHz

1) Standby mode is activated when  $V_{stdby}$  is tied to  $Gnd$ .

2) All PSRR data limits are guaranteed by production sampling tests  
Dynamic measurements -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the sinusoidal signal superimposed upon  $V_{cc}$ .

Table 6:  $V_{CC} = +2.6V$ ,  $GND = 0V$ ,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply Current No input signal, no load		6.2	12	mA
$I_{STANDBY}$	Standby Current <sup>1</sup> No input signal, $V_{stdby} = G_{ND}$ , $R_L = 8\Omega$		10	1000	nA
$V_{OO}$	Output Offset Voltage No input signal, $R_L = 8\Omega$		1	10	mV
$P_o$	Output Power THD = 1% Max, $F = 1kHz$ , $R_L = 8\Omega$	220	300		mW
THD + N	Total Harmonic Distortion + Noise $P_o = 200mW_{rms}$ , $A_v = 2$ , $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$		0.1		%
PSRR	Power Supply Rejection Ratio <sup>2</sup> $R_L = 8\Omega$ , $A_v = 2$ , $V_{ripple} = 200mV_{pp}$ , Input Grounded $F = 217Hz$ $F = 1kHz$	55 55	60 62		dB
Crosstalk	Channel Separation, $R_L = 8\Omega$ $F = 1kHz$ $F = 20Hz$ to $20kHz$		tba tba		dB
$T_{WU}$	Wake-Up Time ( $C_b = 1\mu F$ )		125	150	ms
$T_{STDB}$	Standby Time ( $C_b = 1\mu F$ )		10		$\mu s$
$V_{STDBH}$	Standby Voltage Level High			1.2	V
$V_{STDBL}$	Standby Voltage Level Low			0.4	V
$\Phi_M$	Phase Margin at Unity Gain $R_L = 8\Omega$ , $C_L = 500pF$		65		Degrees
GM	Gain Margin $R_L = 8\Omega$ , $C_L = 500pF$		15		dB
GBP	Gain Bandwidth Product $R_L = 8\Omega$		1.5		MHz

1) Standby mode is activated when  $V_{stdby}$  is tied to Gnd.


2) All PSRR data limits are guaranteed by production sampling tests  
Dynamic measurements -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the sinusoidal signal superimposed upon  $V_{cc}$ .

## 4 Package Mechanical Data

### 4.1 TS4985EIJT Pinout and Package Mechanical Data




#### 4.1.1 Pinout (top view)




■ Balls are underneath

#### 4.1.2 Marking (top view)




- ST Logo
- Part number: A85
- Three digits Datecode: YWW
- E symbol for lead-free
- The dot is for marking pin A1

#### 4.1.3 Package mechanical data for 15-bump flip-chip



4.1.4 Tape & reel specification (top view)





## 5 Revision History

Date	Revision	Description of Changes
01 Nov 2004	1	First Release

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics  
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)