WM8191



14-bit 6MSPS CIS/CCD Analogue Front End/Digitiser

Advanced Information, April 2001, Rev 3.1

DESCRIPTION

The WM8191 is a 14-bit analogue front end/digitiser IC which processes and digitises the analogue output signals from CCD sensors or Contact Image Sensors (CIS) at pixel sample rates of up to 6MSPS.

The device includes three analogue signal processing channels each of which contains Reset Level Clamping, Correlated Double Sampling and Programmable Gain and Offset adjust functions. Three multiplexers allow single channel processing. The output from each of these channels is time multiplexed into a single high-speed 14-bit analogue-to-digital converter. The digital output data is available in 14-bit parallel or 8/7/4-bit wide multiplexed format, with no missing codes.

An internal 4-bit DAC is supplied for internal reference level generation. This may be used during CDS to reference CIS signals or during Reset Level Clamping to clamp CCD signals. Alternatively an external reference level may be applied. ADC references are generated internally, ensuring optimum performance from the device.

Using an analogue supply voltage of 5V and a digital interface supply of either 5V or 3.3V, the WM8191 typically only consumes 250mW when operating from a single 5V supply and less than $1\mu A$ when in power down mode.


FEATURES

- 14-bit ADC
- No missing codes guaranteed
- 6MSPS conversion rate
- Low power 250mW typical
- 5V single supply or 5V/3.3V dual supply operation
- Single or 3 channel operation
- Correlated double sampling
- Programmable gain (8-bit resolution)
- Programmable offset adjust (8-bit resolution)
- Programmable clamp voltage
- 14-bit parallel or 8/7/4-bit wide multiplexed data output formats
- · Internally generated voltage references
- 48-pin TQFP package
- Serial or parallel control interface

APPLICATIONS

- Flatbed and sheetfeed scanners
- USB compatible scanners
- Multi-function peripherals
- High-performance CCD sensor interface


BLOCK DIAGRAM



WOLFSON MICROELECTRONICS LTD Lutton Court, Bernard Terrace, Edinburgh, EH8 9NX, UK Tel: +44 (0) 131 667 9386

Fax: +44 (0) 131 667 5176 Email: sales@wolfson.co.uk www.wolfsonmicro.com Advanced Information data sheets contain preliminary data on new products in the preproduction phase of development. Supplementary data will be published at a later date.

PIN CONFIGURATION



ORDERING INFORMATION

DEVICE	TEMP. RANGE	PACKAGE
XWM8191CFT	0 to 70°C	48-pin TQFP 1mm thick body

PIN DESCRIPTION

PIN	NAME	TYPE	DESCRIPTION			
1	VRX	Analogue output	Input return bias voltage. This pin must be decoupled to AGND via a capacitor.			
2	VRLC/VBIAS	Analogue I/O	Selectable analogue output voltage for RLC or single-ended bias reference. This pin would typically be decoupled to AGND via a capacitor. VRLC can be externally driven if programmed Hi-Z.			
3	AGND1	Supply	Analogue ground (0V).			
4	BINP	Analogue input	Blue channel input video.			
5	AGND2	Supply	Analogue ground (0V).			
6	GINP	Analogue input	Green channel input video.			
7	AGND3	Supply	Analogue ground (0V).			
8	RINP	Analogue input	Red channel input video.			
9	AGND4	Supply	Analogue ground (0V).			
10	DVDD1	Supply	Digital supply (5V) for logic and clock generator. This must be operated at the potential as AVDD.			
11	OEB	Digital input	Output Hi-Z control, all digital outputs disabled when OEB = 1.			
12	SEN/STB	Digital input	Serial interface: enable pulse, active high	Parallel interface: strobe, active low		
			Latched on NRESET rising edge: if Low the if high then device control is via parallel inte	•		
13	SDI/DNA	Digital input	Serial interface: serial input data signal	Parallel interface: High = data, Low = address		
14	SCK/RNW	Digital input	Serial interface: serial clock signal	Parallel interface:		
				High: OP[13:6] is output bus. Low: OP[13:6] is input bus (Hi-Z).		
15	VSMP	Digital input	Video sample synchronisation pulse.			
16	RLC/ACYC	Digital input	RLC (active high) selects reset level clamp on a pixel-by-pixel basis – tie high if used on every pixel. ACYC autocycles between R inputs when in Line-by-Line r			
17	MCLK	Digital input	Master clock. This clock is applied at N times the input pixel rate (N = 2, 3, 6, 8 or any multiple of 2 thereafter depending on input sample mode).			
18	DGND1	Supply	Digital ground (0V).			
19	NC		No connection.			
20	NC		No connection.			

PIN	NAME	TYPE	DESCRIPTION
21	OP[0]	Digital output	Pins OP[13:0] form a Hi-Z digital bi-directional bus. There are several modes:
22	OP[1]	Digital output	Hi-Z: when OEB = 1.
23	OP[2]	Digital output	14-bit output: 14-bit data is output on OP[13:0].
			8-bit multiplexed output: data is output on OP[13:6] at 2 * ADC conversion rate.
			7-bit multiplexed output: data is output on OP[13:6] at 2 * ADC conversion rate.
			4-bit multiplexed output: data is output on OP[13:10] at 4 * ADC conversion rate.
			See Output Formats section in Device Description for further details.
			Input 8-bit: control data is input on OP[13:6] in parallel mode when SCK/RNW = 0, and SEN/STB = 0.
			Output 8-bit: register read back data is output in parallel on OP[13:6] when SCK/RNW = 1, and SEN/STB = 0, or in serial on pin SDO when SEN/STB = 1.
24	DVDD2	Supply	Digital I/O supply (3.3V/5V).
25	DGND2	Supply	Digital ground (0V).
26	OP[3]	Digital output	See pins 21 to 23 for details.
27	OP[4]	Digital output	
28	OP[5]	Digital output	
29	OP[6]	Digital I/O	
30	DGND3	Supply	Digital ground (0V).
31	OP[7]	Digital I/O	See pins 21 to 23 for details.
32	OP[8]	Digital I/O	
33	OP[9]	Digital I/O	
34	OP[10]	Digital I/O	
35	DVDD3	Supply	Digital I/O supply (3.3V/5V).
36	DGND4	Supply	Digital ground (0V).
37	OP[11]	Digital I/O	See pins 21 to 23 for details.
38	OP[12]	Digital I/O	If the device has been configured to use the serial interface, pin OP[13]/SDO may
39	OP[13]/SDO	Digital I/O	be used to output register read-back data when OEB = 0 and SEN has been
			pulsed high.
40	DONDE	Committee	See Serial Interface sections in Device Description for further details.
40	DGND5 NC	Supply	Digital ground (0V).
41		Digitalianut	No connection.
42	NRESET	Digital input	Reset input, active low. This signal forces a reset of all internal registers and selects whether the serial or parallel control interface is used. See pin SEN/STB.
43	AVDD1	Supply	Analogue supply (5V).
44	AVDD2	Supply	Analogue supply (5V).
45	AGND5	Supply	Analogue ground (0V).
46	AGND6	Supply	Analogue ground (0V).
47	VRB	Analogue output	Lower reference voltage. This pin must be capacitively decoupled to AGND.
48	VRT	Analogue output	Lower reference voltage. This pin must be capacitively decoupled to AGND.

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

CONDITION	MIN	MAX
Analogue supply voltages: AVDD1, 2	GND - 0.3V	GND + 7V
Digital supply voltages: DVDD1 – 3	GND - 0.3V	GND + 7V
Digital grounds: DGND1 – 5	GND - 0.3V	GND + 0.3V
Analogue grounds: AGND1 – 6	GND - 0.3V	GND + 0.3V
Digital inputs, digital outputs and digital I/O pins	GND - 0.3V	DVDD2 + 0.3V
Analogue inputs (RINP, GINP, BINP)	GND - 0.3V	AVDD + 0.3V
Other pins	GND - 0.3V	AVDD + 0.3V
Operating temperature range: T _A	0°C	+70°C
Storage temperature	-65°C	+150°C
Package body temperature (soldering, 10 seconds)		+240°C
Package body temperature (soldering, 2 minutes)		+183°C

Notes: 1. GND denotes the voltage of any ground pin.

RECOMMENDED OPERATING CONDITIONS

CONDITION		SYMBOL	MIN	TYP	MAX	UNITS
Operating temperature range		T _A	0		70	°C
Analogue supply voltage		AVDD1, 2	4.75	5.0	5.25	V
Digital core supply voltage		DVDD1	4.75	5.0	5.25	V
Digital I/O supply voltage	5V I/O	DVDD2, 3	4.75	5.0	5.25	V
	3.3V I/O	DVDD2, 3	2.97	3.3	3.63	V

^{2.} AGND1 – 6 and DGND1 – 5 pins are intended to be operated at the same potential. Differential voltages between these pins will degrade performance.

ELECTRICAL CHARACTERISTICS

Test Conditions

AVDD1 = AVDD2 = DVDD1 = 4.75 to 5.25V, DVDD2 = DVDD3 = 2.97 to 3.63V, AGND = DGND = 0V, $T_A = 0$ to 70° C, MCLK = 12MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Overall System Specification (inc NO MISSING CODES GUARANTE	-	DC, PGA, Offset and CDS	functions)			
Full-scale input voltage range		Max Gain		0.4		Vp-p
(see Note 1)		Min Gain		4.08		Vp-p
Input signal limits (see Note 2)	V _{IN}		0		AVDD	V
Full-scale transition error		Gain = 0dB; PGA[7:0] = 4B(hex)		20		mV
Zero-scale transition error		Gain = 0dB; PGA[7:0] = 4B(hex)		20		mV
Differential non-linearity	DNL			0.65		LSB
Integral non-linearity	INL			4		LSB
Channel to channel gain matching				1		%
References						
Upper reference voltage	VRT			2.85		V
Lower reference voltage	VRB			1.35		V
Input return bias voltage	VRX			0.65		V
Diff. reference voltage (VRT-VRB)	V _{RTB}		1.4	1.5	1.6	V
Output resistance VRT, VRB, VRX				1		Ω
VRLC/Reset-Level Clamp (RLC)			•			.,
RLC switching impedance				50		Ω
VRLC short-circuit current				5		mA
VRLC output resistance				2		Ω
VRLC Hi-Z leakage current		VRLC = 0 to AVDD			1	μА
RLCDAC resolution				4		bits
RLCDAC step size, RLCDAC = 0	V _{RLCSTEP}			0.25		V/step
RLCDAC step size, RLCDAC = 1	V _{RLCSTEP}			0.17		V/step
RLCDAC output voltage at code 0(hex), RLCDACRNG = 0	V _{RLCBOT}			0.41		V
RLCDAC output voltage at code 0(hex), RLCDACRNG = 1	V _{RLCBOT}			0.28		V
RLCDAC output voltage at code F(hex) RLCDACRNG, = 0	V _{RLCTOP}			4.17		V
RLCDAC output voltage at code F(hex), RLCDACRNG = 1	V _{RLCTOP}			2.82		V
VRLC deviation			-50		+50	mV
Offset DAC, Monotonicity Guaran	teed					
Resolution				8		bits
Differential non-linearity	DNL			0.1	0.5	LSB
Integral non-linearity	INL			0.25	1	LSB
Step size				2.04		mV/step
Output voltage		Code 00(hex)		-260		mV
		Code FF(hex)		+260		mV

Notes: 1. Full-scale input voltage denotes the maximum amplitude of the input signal at the specified gain.

^{2.} **Input signal limits** are the limits within which the full-scale input voltage signal must lie.

Test Conditions

AVDD1 = AVDD2 = DVDD1 = 4.75 to 5.25V, DVDD2 = DVDD3 = 2.97 to 3.63V, AGND = DGND = 0V, T_A = 0 to 70°C, MCLK = 12MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Programmable Gain Amplifier			I			
Resolution				8		bits
Gain				208 283 – PGA[7 : 0	ī	V/V
Max gain, each channel	G _{MAX}			7.4		V/V
Min gain, each channel	G _{MIN}			0.74		V/V
Gain error, each channel				1		%
DIGITAL SPECIFICATIONS						
Digital Inputs						
High level input voltage	V _{IH}		0.8 * DVDD2/3			V
Low level input voltage	V _{IL}				0.2 * DVDD2/3	V
High level input current	I _{IH}				1	μΑ
Low level input current	I _{IL}				1	μΑ
Input capacitance	Cı			5		pF
Digital Outputs						
High level output voltage	V _{OH}	I _{OH} = 1mA	DVDD2/3 - 0.5			V
Low level output voltage	V _{OL}	I _{OL} = 1mA			0.5	V
High impedance output current	loz				1	μΑ
Digital IO Pins			·			
Applied high level input voltage	V _{IH}		0.8 * DVDD2/3			V
Applied low level input voltage	V _{IL}				0.2 * DVDD2/3	V
High level output voltage	V _{OH}	I _{OH} = 1mA	DVDD2/3 - 0.5			V
Low level output voltage	V _{OL}	I _{OL} = 1mA			0.5	V
Low level input current	I _{IL}				1	μΑ
High level input current	Iн				1	μΑ
Input capacitance	Cı			5		pF
High impedance output current	loz				1	μΑ
Supply Currents						
Total supply current – active				48	60	mA
Total analogue supply current – active	I _{AVDD}			45		mA
Digital core supply current, DVDD1 – active				2		mA
Digital I/O supply current, DVDD2, DVDD3 – active				1		mA
Supply current – full power down mode				1		μА

INPUT VIDEO SAMPLING




Figure 1 Input Video Timing

Test Conditions

AVDD1 = AVDD2 = DVDD1 = 4.75 to 5.25V, DVDD2 = DVDD3 = 2.97 to 3.63V, AGND = DGND = 0V, T_A = 0 to 70°C, MCLK = 12MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
MCLK period	t _{PER}		83.3			ns
MCLK high period	t _{MCLKH}		37.5			ns
MCLK low period	t _{MCLKL}		37.5			ns
VSMP set-up time	t _{VSMPSU}		10			ns
VSMP hold time	t _{VSMPH}		5			ns
Video level set-up time	t _{VSU}		15			ns
Video level hold time	t∨H		5			ns
Reset level set-up time	t _{RSU}		15			ns
Reset level hold time	t _{RH}		5			ns

Notes: 1. t_{VSU} and t_{RSU} denote the set-up time required after the input video signal has settled.

2. Parameters are measured at 50% of the rising/falling edge.

OUTPUT DATA TIMING




Figure 2 Output Data Timing




Figure 3 Output Data Enable Timing

Test Conditions

 $AVDD1 = AVDD2 = DVDD1 = 4.75 \ to \ 5.25V, \ DVDD2 = DVDD3 = 2.97 \ to \ 3.63V, \ AGND = DGND = 0V, \ T_A = 0 \ to \ 70^{\circ}C, \ MCLK = 12MHz \ unless \ otherwise \ stated.$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output propagation delay	t _{PD}	$I_{OH} = 1mA$, $I_{OL} = 1mA$			75	ns
Output enable time	t _{PZE}				50	ns
Output disable time	t _{PEZ}				25	ns

SERIAL INTERFACE




Figure 4 Serial Interface Timing

Test Conditions

AVDD1 = AVDD2 = DVDD1 = 4.75 to 5.25V, DVDD2 = DVDD3 = 2.97 to 3.63V, AGND = DGND = 0V, T_A = 0 to 70° C, MCLK = 12MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SCK period	t _{SPER}		83.3			ns
SCK high	t _{sckh}		37.5			ns
SCK low	t _{SCKL}		37.5			ns
SDI set-up time	tssu		10			ns
SDI hold time	t _{SH}		10			ns
SCK to SEN set-up time	t _{SCE}		20			ns
SEN to SCK set-up time	t _{SEC}		20			ns
SEN pulse width	t _{SEW}		50			ns
SEN low to SDO = Register data	t _{SERD}				35	ns
SCK low to SDO = Register data	t _{SCRD}				35	ns
SCK low to SDO = ADC data	t _{SCADC}				25	ns

Note: Parameters are measured at 50% of the rising/falling edge.

PARALLEL INTERFACE




Figure 5 Parallel Interface Timing

Test Conditions

 $AVDD1 = AVDD2 = DVDD1 = 4.75 \ to \ 5.25V, \ DVDD2 = DVDD3 = 2.97 \ to \ 3.63V, \ AGND = DGND = 0V, \ T_A = 0 \ to \ 70^{\circ}C, \ MCLK = 12MHz \ unless \ otherwise \ stated.$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
RNW low to OP[13:6] Hi-Z	t _{OPZ}				20	ns
Address set-up time to STB low	t _{ASU}		0			ns
DNA low set-up time to STB low	t _{ADLS}		10			ns
Strobe low time	t _{STB}		50			ns
Address hold time from STB high	t _{AH}		10			ns
DNA low hold time from STB high	t _{ADLH}		10			ns
Data set-up time to STB low	t _{DSU}		0			ns
DNA high set-up time to STB low	t _{ADHS}		10			ns
Data hold time from STB high	t _{DH}		10			ns
Data high hold time from STB high	t _{ADHH}		10			ns
RNW high to OP[13:6] output	t _{OPD}				35	ns
Data output propogation delay from STB low	t _{STDO}				35	
ADC data out propogation delay from STB high	t _{STAO}				35	

Note: Parameters are measured at 50% of the rising/falling edge.

TYPICAL OVERALL SYSTEM PERFORMANCE

DNL VS CODES




Figure 6 DNL vs CODES DNL Vs Output Data Codes

INL VS CODES




Figure 7 INL Vs Output Data Codes

DEVICE DESCRIPTION

INTRODUCTION

A block diagram of the device showing the signal path is presented on Page 1.

The WM8191 samples up to three inputs (RINP, GINP and BINP) simultaneously. The device then processes the sampled video signal with respect to the video reset level or an internally/externally generated reference level using either one or three processing channels.

Each processing channel consists of an Input Sampling block with optional Reset Level Clamping (RLC) and Correlated Double Sampling (CDS), a 8-bit programmable offset DAC and an 8-bit Programmable Gain Amplifier (PGA).

The ADC then converts each resulting analogue signal to a 14-bit digital word. The digital output from the ADC is presented on a 14-bit wide bus, with optional 8+6-bit, 7+7-bit or 4+4+4-2-bit multiplexed formats.

On-chip control registers determine the configuration of the device, including the offsets and gains applied to each channel. These registers are programmable via a serial or parallel interface.

INPUT SAMPLING

The WM8191 can sample and process one to three inputs through one or three processing channels as follows:

Colour Pixel-by-Pixel: The three inputs (RINP, GINP and BINP) are simultaneously sampled for each pixel and a separate channel processes each input. The signals are then multiplexed into the ADC, which converts all three inputs within the pixel period.

Monochrome: A single chosen input (RINP, GINP, or BINP) is sampled, processed by the corresponding channel, and converted by the ADC. The choice of input and channel can be changed via the control interface, e.g. on a line-by-line basis if required.

Colour Line-by-Line: A single chosen input (RINP, GINP, or BINP) is sampled and multiplexed into the red channel for processing before being converted by the ADC. The input selected can be switched in turn (RINP \rightarrow GINP \rightarrow BINP \rightarrow RINP...) together with the PGA and offset DAC control registers by pulsing the RLC/ACYC pin. This is known as auto-cycling. Alternatively, other sampling sequences can be generated via the control registers. This mode causes the blue and green channels to be powered down. Refer to the Line-by-Line Operation section for more details.

RESET LEVEL CLAMPING (RLC)

To ensure that the signal applied to the WM8191 lies within its input range (0V to AVDD) the CCD output signal is usually level shifted by coupling through a capacitor, $C_{\rm IN}$. The RLC circuit clamps the WM8191 side of this capacitor to a suitable voltage during the CCD reset period.

A typical input configuration is shown in Figure 8 A clamp pulse, CL, is generated from MCLK and VSMP by the Timing Control Block. When CL is active the voltage on the WM8191 side of C_{IN} , at RINP, is forced to the VRLC/VBIAS voltage (V_{VRLC}) by switch 1. When the CL pulse turns off, the voltage at RINP initially remains at V_{VRLC} but any subsequent variation in sensor voltage (from reset to video level) will couple through C_{IN} to RINP.

RLC is compatible with both CDS and non-CDS operating modes, as selected by switch 2. Refer to the CDS/Non-CDS Processing section.




Figure 8 Reset Level Clamping and CDS Circuitry

If auto-cycling is not required, RLC can be selected pixel-by-pixel by pin RLC/ACYC. Figure 9 illustrates control of RLC for a typical CCD waveform, with CL applied during the reset period.

The input signal applied to the RLC pin is sampled on the positive edge of MCLK that occurs during each VSMP pulse. The sampled level, high (or low) controls the presence (or absence) of the internal CL pulse on the next reset level. The position of CL can be adjusted by using control bits CDSREF[1:0] (Figure 10).

If auto-cycling is required, pin RLC/ACYC is no longer available for this function and control bit RLCINT determines whether clamping is applied.




Figure 9 Relationship of RLC Pin, MCLK and VSMP to Internal Clamp Pulse, CL

The VRLC/VBIAS pin can be driven internally by a 4-bit DAC (RLCDAC) by writing to control bits RLCV[3:0]. The RLCDAC range and step size may be increased by writing to control bit RLCDACRNG. Alternatively, the VRLC/VBIAS pin can be driven externally by writing to control bit VRLCEXT to disable the RLCDAC and then applying a d.c. voltage to the pin.

CDS/NON-CDS PROCESSING

For CCD type input signals, the signal may be processed using CDS, which will remove pixel-by-pixel common mode noise. For CDS operation, the video level is processed with respect to the video reset level, regardless of whether RLC has been performed. To sample using CDS, control bit CDS must be set to 1 (default), this controls switch 2 (Figure 8) and causes the signal reference to come from the video reset level. The time at which the reset level is sampled, by clock R_s/CL, is adjustable by programming control bits CDSREF[1:0], as shown in Figure 10.




Figure 10 Reset Sample and Clamp Timing

For CIS type sensor signals, non-CDS processing is used. In this case, the video level is processed with respect to the voltage on pin VRLC/VBIAS, generated internally or externally as described above. The VRLC/VBIAS pin is sampled by $R_{\rm s}$ at the same time as $V_{\rm s}$ samples the video level in this mode.

OFFSET ADJUST AND PROGRAMMABLE GAIN

The output from the CDS block is a differential signal, which is added to the output of an 8-bit offset DAC to compensate for offsets and then amplified by an 8-bit PGA. The gain and offset for each channel are independently programmable by writing to control bits DAC[7:0] and PGA[7:0].

In colour line-by-line mode the gain and offset coefficients for each colour can be multiplexed in order (Red \rightarrow Green \rightarrow Blue \rightarrow Red...) by pulsing the ACYC/RLC pin, or controlled via the FME, ACYCNRLC and INTM[1:0] bits. Refer to the Line-by-Line Operation section for more details.

ADC INPUT BLACK LEVEL ADJUST

The output from the PGA must be offset to match the full-scale range of the ADC. For negative-going input signals, a black level (zero differential) output from the PGA should be offset to the top of the ADC range. For positive going input signal the black level should be offset to the bottom of the ADC range. This is achieved by writing to control bits PGAFS[1:0].

OVERALL SIGNAL FLOW SUMMARY

Figure 11 represents the processing of the video signal through the WM8191.




Figure 11 Overall Signal Flow

The INPUT SAMPLING BLOCK produces an effective input voltage V_1 . For CDS, this is the difference between the input video level V_{IN} and the input reset level V_{RESET} . For non-CDS this is the difference between the input video level V_{IN} and the voltage on the VRLC/VBIAS pin, V_{VRLC} , optionally set via the RLC DAC.

The **OFFSET DAC BLOCK** then adds the amount of fine offset adjustment required to move the black level of the input signal towards 0V, producing V_2 .

The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range, outputting voltage V_3 .

The ADC BLOCK then converts the analogue signal, V_3 , to a 14-bit unsigned digital output, D_1 .

The digital output is then inverted, if required, through the OUTPUT INVERT BLOCK to produce D2.

CALCULATING OUTPUT FOR ANY GIVEN INPUT

The following equations describe the processing of the video and reset level signals through the WM8191.

INPUT SAMPLING BLOCK: INPUT SAMPLING AND REFERENCING

If CDS = 1, (CDS operation) the previously sampled reset level, V_{RESET} , is subtracted from the input video.

$$V_1 = V_{IN} - V_{RESET}$$
 Eqn. 1

If CDS = 0, (non-CDS operation) the simultaneously sampled voltage on pin VRLC is subtracted instead.

$$V_1 = V_{IN} - V_{VRLC}$$
 Eqn. 2

If RLCEXT = 1, V_{VRLC} is an externally applied voltage on pin VRLC/VBIAS.

If RLCEXT = 0, V_{VRLC} is the output from the internal RLC DAC.

$$V_{VRLC} = (V_{RLCSTEP} * RLCV[3:0]) + V_{RLCBOT}$$
 Eqn. 3

 $V_{RLCSTEP}$ is the step size of the RLC DAC and V_{RLCBOT} is the minimum output of the RLC DAC.

OFFSET DAC BLOCK: OFFSET (BLACK-LEVEL) ADJUST

The resultant signal V_1 is added to the offset DAC output.

$$V_2 = V_1 + \{260mV * (DAC[7:0]-127.5)\} / 127.5 \dots$$
 Eqn. 4

PGA NODE: GAIN ADJUST

The signal is then multiplied by the PGA gain,

$$V_3 = V_2 * 208/(283 - PGA[7:0])$$
 Eqn. 5

ADC BLOCK: ANALOGUE-DIGITAL CONVERSION

The analogue signal is then converted to a 14-bit unsigned number, with input range configured by PGAFS[1:0].

$$D_1[13:0] = INT\{ (V_3/V_{FS}) * 16383 \} + 8191 \quad PGAFS[1:0] = 00 \text{ or } 01 \dots$$
 Eqn. 6

$$D_1[13:0] = INT\{ (V_3/V_{FS}) * 16383 \}$$
 PGAFS[1:0] = 11 Eqn. 7

$$\textbf{D}_{1} [13:0] = \text{INT} \{ \ (\textbf{V}_{3} \ / \ \text{V}_{\text{FS}}) \ * \ 16383 \} \ + \ 16383 \ \ \text{PGAFS} [1:0] = 10 \ \dots \\ \text{Eqn. 8}$$

where the ADC full-scale range, $V_{FS} = 3V$.

OUTPUT INVERT BLOCK: POLARITY ADJUST

The polarity of the digital output may be inverted by control bit INVOP.

$$D_2[13:0] = D_1[13:0]$$
 (INVOP = 0) Eqn. 9

$$D_2[13:0] = 16383 - D_1[13:0]$$
 (INVOP = 1) Eqn. 10

OUTPUT FORMATS

The digital data output from the ADC is available to the user in either 14-bit parallel or 8/7/4-bit wide multiplexed formats by setting control bits MUXOP[1:0]. Latency of valid output data with respect to VSMP is programmable by writing to control bits DEL[1:0]. The latency for each mode is shown in the Operating Mode Timing Diagrams section.

Figure 12 shows the output data formats for Modes 1-2 and 4-6. Figure 13 shows the output data formats for Mode 3. Table 1 summarises the output data obtained for each format.




Figure 12 Output Data Formats (Modes 1-2, 4-6)

Figure 13 Output Data Formats (Mode 3)

OUTPUT FORMAT	MUXOP[1:0]	OUTPUT PINS	OUTPUT
14-bit parallel	00	OP[13:0]	A = d13, d12, d11, d10, d9, d8, d7, d6, d5, d4, d3, d2, d1, d0
8+6-bit multiplexed	01	OP[13:6]	A = d13, d12, d11, d10, d9, d8, d7, d6, d5 B = d4, d3, d2, d1, d0, CC, OVRNG
7+7-bit	10	OP[13:6]	A = d13, d12, d11, d10, d9, d8, d7, CC B = d6, d5, d4, d3, d2, d1, d0, OVRNG
4+4+4+2-bit (nibble)	11	OP[13:10]	A = d13, d12, d11, d10 B = d9, d8, d7, d6 C = d5, d4, d3, d2 D = d1, d0, CC, OVRNG

Table 1 Details of Output Data Shown in Figure 12 and Figure 13.

FLAGS

The following flags are output during multiplexed modes:

CC can be used in colour modes 1 and 5 to identify the green channel output, from which the blue and red data can be identified.

INPUT	CC
RINP	0
GINP	1
BINP	0

Table 2 Input Sampled Flags CC[1:0]

OVRNG indicates that the current output data was produced by an input signal that exceeded the input range limit of the device. 1 = out of range, 0 = within range.

CONTROL INTERFACE

The internal control registers are programmable via the serial or parallel digital control interface. The register contents can be read back via the parallel interface on pins OP[13:6], or via the serial interface on pin OP[13]/SDO.

SERIAL INTERFACE: REGISTER WRITE

Figure 14 shows register writing in serial mode. Three pins, SCK, SDI and SEN are used. A six-bit address (a5, 0, a3, a2, a1, a0) is clocked in through SDI, MSB first, followed by an eight-bit data word (b7, b6, b5, b4, b3, b2, b1, b0), also MSB first. Each bit is latched on the rising edge of SCK. When the data has been shifted into the device, a pulse is applied to SEN to transfer the data to the appropriate internal register. Note all valid registers have address bit a4 equal to 0 in write mode.




Figure 14 Serial Interface Register Write

SERIAL INTERFACE: REGISTER READ-BACK

Figure 15 shows register read-back in serial mode. Read-back is initiated by writing to the serial bus as described above but with address bit a4 set to 1, followed by an 8-bit dummy data word. Writing address (a5, 1, a3, a2, a1, a0) will cause the contents (d7, d6, d5, d4, d3, d2, d1, d0) of corresponding register (a5, 0, a3, a2, a1, a0) to be output MSB first on pin SDO (on the falling edge of SCK). Note that pin SDO is shared with an output pin, OP[13], therefore OEB should always be held low when register read-back data is expected on this pin. The next word may be read in to SDI while the previous word is still being output on SDO.




Figure 15 Serial Interface Register Read-back

PARALLEL INTERFACE: REGISTER WRITE

Figure 16 shows register write in parallel mode. The parallel interface uses bits OP[13:6] of the output bus and the STB, DNA and RNW pins. Pin RNW must be low during a write operation. The DNA pin defines whether the data byte is address (low) or data (high). The 6-bit address (a5, 0, a3, a2, a1, a0) is input into OP[11:6], LSB into OP[6], (OP[12] and OP[13] are ignored) when DNA is low, then the 8-bit data word is input into OP[13:6], LSB into OP[6], when DNA is high. The data bus OP[13:6] for both address and data is clocked in on the falling edge of STB. Note all valid registers have address bit a4 equal to 0.




Figure 16 Parallel Interface Register Write

PARALLEL INTERFACE: REGISTER READ-BACK

Figure 17 shows register read-back in parallel mode. Read-back is initiated by writing the 6-bit address (a5, 1, a3, a2, a1, a0) into OP[11:6] by pulsing the STB pin low. Note that a4 = 1 and pins RNW and DNA are low. When RNW and DNA are high and STB is strobed again, the contents (d7, d6, d5, d4, d3, d2, d1, d0) of the corresponding register (a5, 0, a3, a2, a1, a0) will be output on OP[13:6], LSB on pin OP[6]. Until STB is pulsed low, the current contents of the ADC (shown as Normal Output Data) will be present on OP[13:6]. Note that the register data becomes available on the output data pins so OEB should be held low when read-back data is expected.




Figure 17 Parallel Interface Register Read-back

TIMING REQUIREMENTS

To use this device a master clock (MCLK) of up to 12MHz and a per-pixel synchronisation clock (VSMP) of up to 6MHz are required. These clocks drive a timing control block, which produces internal signals to control the sampling of the video signal. MCLK to VSMP ratios and maximum sample rates for the various modes are shown in Table 5.

PROGRAMMABLE VSMP DETECT CIRCUIT

The VSMP input is used to determine the sampling point and frequency of the WM8191. Under normal operation a pulse of 1 MCLK period should be applied to VSMP at the desired sampling frequency (as shown in the Operating Mode Timing Diagrams) and the input sample will be taken on the first rising MCLK edge after VSMP has gone low. However, in certain applications such a signal may not be readily available. The programmable VSMP detect circuit in the WM8191 allows the sampling point to be derived from any signal of the correct frequency, such as a CCD shift register clock, when applied to the VSMP pin.

When enabled, by setting the VSMPDET control bit, the circuit detects either a rising or falling edge (determined by POSNNEG control bit) on the VSMP input pin and generates an internal VSMP pulse. This pulse can optionally be delayed by a number of MCLK periods, specified by the VDEL[2:0] bits. Figure 18 shows the internal VSMP pulses that can be generated by this circuit for a typical clock input signal. The internal VSMP pulse is then applied to the timing control block in place of the normal VSMP pulse provided from the input pin. The sampling point then occurs on the first rising MCLK edge after this internal VSMP pulse, as shown in the Operating Mode Timing Diagrams.




Figure 18 Internal VSMP Pulses Generated by Programmable VSMP Detect Circuit

REFERENCES

The ADC reference voltages are derived from an internal bandgap reference, and buffered to pins VRT and VRB, where they must be decoupled to ground. Pin VRX is driven by a similar buffer, and also requires decoupling. The output buffer from the RLCDAC also requires decoupling at pin VRLC/VBIAS.

POWER SUPPLY

The WM8191 can run from a 5V single supply or from split 5V (core) and 3.3V (digital interface) supplies.

POWER MANAGEMENT

Power management for the device is performed via the Control Interface. The device can be powered on or off completely by the EN bit. Alternatively, when control bit SELPD is high, only blocks selected by further control bits (SELDIS[3:0]) are powered down. This allows the user to optimise power dissipation in certain modes, or to define an intermediate standby mode to allow a quicker recovery into a fully active state. In Line-by-Line operation, the green and blue channel PGAs are automatically powered down.

All the internal registers maintain their previously programmed value in power down modes and the control interface inputs remain active. Table 3 summarises the power down control bit functions.

EN	SELDPD	
0	0	Device completely powers down.
1	0	Device completely powers up.
Х	1	Blocks with respective SELDIS[3:0] bit high are disabled.

Table 3 Power Down Control

LINE-BY-LINE OPERATION

Certain linear sensors (e.g. Contact Image Sensors) give colour output on a line-by-line basis. i.e. a full line of red pixels followed by a line of green pixels followed by a line of blue pixels. In order to accommodate this type of signal the WM8191 can be set into Monochrome mode, with the input channel switched by writing to control bits CHAN[1:0] between every line. Alternatively, the WM8191 can be placed into colour line-by-line mode by setting the LINEBYLINE control bit. When this bit is set the green and blue processing channels are powered down and the device is forced internally to only operate in MONO mode (because only one colour is sampled at a time) through the red channel. Figure 19 shows the signal path when operating in colour line-by-line mode.




Figure 19 Signal Path When in Line-by-Line Mode

In this mode the input multiplexer and (optionally) the PGA/Offset register multiplexers can be autocycled by the application of pulses to the RLC/ACYC input pin by setting the ACYCNRLC register bit. The multiplexers change on the first MCLK rising edge after RLC/ACYC is taken high. Alternatively, all three multiplexers can be controlled via the serial interface by writing to register bits INTM[1:0] to select the desired colour. It is also possible for the input multiplexer to be controlled separately from the PGA and Offset multiplexers. Table 4 describes all the multiplexer selection modes that are possible.

FME	ACYCNRLC	NAME	DESCRIPTION
0	0	Internal, no force mux	Input mux, offset and gain registers determined by internal register bits INTM1, INTM0.
0	1	Auto-cycling, no force mux	Input mux, offset and gain registers auto-cycled, RINP \rightarrow GINP \rightarrow BINP \rightarrow RINP on RLC/ACYC pulse.
1	0	Internal, force mux	Input mux selected from internal register bits FM1, FM0; Offset and gain registers selected from internal register bits INTM1, INTM0.
1	1	Auto-cycling, force mux	Input mux selected from internal register bits FM1, FM0; Offset and gain registers auto-cycled, RINP \rightarrow GINP \rightarrow BINP \rightarrow RINP on RLC/ACYC pulse.

Table 4 Colour Selection Description in Line-by-Line Mode

OPERATING MODES

Table 5 summarises the most commonly used modes, the clock waveforms required and the register contents required for CDS and non-CDS operation.

MODE	DESCRIPTION	CDS AVAILABLE	MAX SAMPLE RATE	SENSOR INTERFACE DESCRIPTION	TIMING REQUIRE- MENTS	REGISTER CONTENTS WITH CDS	REGISTER CONTENTS WITHOUT CDS
1	Colour Pixel-by-Pixel	Yes	2MSPS	The 3 input channels are sampled in parallel. The signal is then gain and offset adjusted before being multiplexed into a single data stream and converted by the ADC, giving an output data rate of 6MSPS max.	MCLK max = 12MHz MCLK: VSMP ratio is 6:1	SetReg1: 03(hex)	SetReg1: 01(hex)
2	Monochrome/ Colour Line-by-Line	Yes	2MSPS	As mode 1 except: Only one input channel at a time is continuously sampled.	MCLK max = 12MHz MCLK: VSMP ratio is 6:1	SetReg1: 07(hex)	SetReg1: 05(hex)
3	Fast Monochrome/ Colour Line-by-Line	Yes	4MSPS	Identical to mode 2	MCLK max = 12MHz MCLK: VSMP ratio is 3:1	Identical to mode 2 plus SetReg3: bits 5:4 must be set to 0(hex)	Identical to mode 2
4	Maximum speed Monochrome/ Colour Line-by-Line	No	6MSPS	Identical to mode 2	MCLK max = 12MHz MCLK: VSMP ratio is 2:1	CDS not possible	SetReg1: 45(hex)
5	Slow Colour Pixel-by-Pixel	Yes	1.5MSPS	Identical to mode 1	MCLK max = 12MHz MCLK: VSMP ratio is 2n:1, n ≥ 4	Identical to mode 1	Identical to mode 1
6	Slow Monochrome/ Colour Line-by-Line	Yes	1.5MSPS	Identical to mode 2	MCLK max = 12MHz MCLK: VSMP ratio is 2n:1, n ≥ 4	Identical to mode 2	Identical to mode 2

Table 5 WM8191 Operating Modes

Notes: 1. In Monochrome mode, Setup Register 3 bits 7:6 determine which input is to be sampled.

2. For Colour Line-by-Line, set control bit LINEBYLINE. For input selection, refer to Table 4, Colour Selection Description in Line-by-Line Mode.

OPERATING MODE TIMING DIAGRAMS

The following diagrams show 14-bit parallel format output and MCLK, VSMP and input video requirements for operation of the most commonly used modes as shown in Table 5. The diagrams are identical for both CDS and non-CDS operation. Outputs from RINP, GINP and BINP are shown as R, G and B respectively. X denotes invalid data.




Figure 20 Mode 1 Operation




Figure 21 Mode 2 Operation




Figure 22 Mode 3 Operation




Figure 23 Mode 4 Operation




Figure 24 Mode 5 Operation (MCLK:VSMP Ratio = 8:1)




Figure 25 Mode 6 Operation (MCLK:VSMP Ratio = 8:1)

DEVICE CONFIGURATION

REGISTER MAP

The following table describes the location of each control bit used to determine the operation of the WM8191. The register map is programmed by writing the required codes to the appropriate addresses via the serial or parallel interface.

ADDRESS	DESCRIPTION	DEF	RW	BIT							
<a5:a0></a5:a0>		(hex)		b7	b6	b5	b4	b3	b2	b1	b0
000001	Setup Reg 1	03	RW		MODE4	PGAFS[1]	PGAFS[0]	SELPD	MONO	CDS	EN
000010	Setup Reg 2	20	RW	DEL[1]	DEL[0]	RLCDACRNG	0	VRLCEXT	INVOP	MUXOP[1]	MUXOP[0]
000011	Setup Reg 3	1F	RW	CHAN[1]	CHAN[0]	CDSREF [1]	CDSREF [0]	RLCV[3]	RLCV[2]	RLCV[1]	RLCV[0]
000100	Software Reset	00	W								
000101	Auto-cycle Reset	00	W								
000110	Setup Reg 4	00	RW	FM[1]	FM[0]	INTM[1]	INTM[0]	RLCINT	FME	ACYCNRLC	LINEBYLINE
000111	Revision Number	41	R								
001000	Setup Reg 5	00	RW	0	0	0	POSNNEG	VDEL[2]	VDEL[1]	VDEL[0]	VSMPDET
001001	Setup Reg 6	00	RW	0	0	0	0	SELDIS[3]	SELDIS[2]	SELDIS[1]	SELDIS[0]
001010	Reserved	00	RW	0	0	0	0	0	0	0	0
001011	Reserved	00	RW	0	0	0	0	0	0	0	0
001100	Reserved	00	RW	0	0	0	0	0	0	0	0
100000	DAC Value (Red)	80	RW	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]
100001	DAC Value (Green)	80	RW	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]
100010	DAC Value (Blue)	80	RW	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]
100011	DAC Value (RGB)	80	W	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]
101000	PGA Gain (Red)	00	RW	PGA[7]	PGA[6]	PGA[5]	PGA[4]	PGA[3]	PGA[2]	PGA[1]	PGA[0]
101001	PGA Gain (Green)	00	RW	PGA[7]	PGA[6]	PGA[5]	PGA[4]	PGA[3]	PGA[2]	PGA[1]	PGA[0]
101010	PGA Gain (Blue)	00	RW	PGA[7]	PGA[6]	PGA[5]	PGA[4]	PGA[3]	PGA[2]	PGA[1]	PGA[0]
101011	PGA Gain (RGB)	00	W	PGA[7]	PGA[6]	PGA[5]	PGA[4]	PGA[3]	PGA[2]	PGA[1]	PGA[0]

Table 6 Register Map

REGISTER MAP DESCRIPTION

The following table describes the function of each of the control bits shown in Table 7.

REGISTER	BIT NO	BIT NAME(S)	DEFAULT	DESCRIPTION		
Setup	0	EN	1	Global power down: 0 = complete power down, 1 = fully active.		
Register 1	1	CDS	1	Select correlated double sampling mode: 0 = single ended mode, 1 = CDS mode.		
	2	MONO	0	Mono/colour select: 0 = colour, 1 = monochrome operation.		
	3	SELPD	0	Selective power down: 0 = no individual control, 1 = individual blocks can be disabled (controlled by SELDIS[3:0]).		
	5:4	PGAFS[1:0]	00	Offsets PGA output to optimise the ADC range for different polarity sensor output signals. Zero differential PGA input signal gives:		
				00 = Zero output 10 = Full-scale positive output (use for bipolar video) (use for negative going video) 01 = Zero output 11 = Full-scale negative output (use for positive going video)		
	6	MODE4	0	Required when operating in MODE4: 0 = other modes, 1 = MODE4.		

REGISTER	BIT NO	BIT NAME(S)	DEFAULT	DESCRIPTION		
Setup	1:0	MUXOP[1:0]	00	Determines the output data format	t.	
Register 2				00 = 14-bit parallel 01 = 8-bit multiplexed (8+6 bits)	10 = 7-bit multiplexed mode (7+7 bits) 11 = 4-bit multiplexed mode (4+4+4+2 bits)	
	2	INVOP	0	Digitally inverts the polarity of outp	out data.	
				0 = negative going video gives neg 1 = negative going video gives pos		
	3	VRLCEXT	0	When set powers down the RLCD VRLC/VBIAS to be externally drive	AC, changing its output to Hi-Z, allowing en.	
	5	RLCDACRNG	1	Sets the output range of the RLCI	DAC.	
				0 = RLCDAC ranges from 0 to AV 1 = RLCDAC ranges from 0 to VR		
	7:6	DEL[1:0]	00	Sets the output latency in ADC clo	ock periods.	
				1 ADC clock period = 2 MCLK per clock period = 3 MCLK periods.	iods except in Mode 3 where 1 ADC	
				00 = Minimum latency 01 = Delay by one ADC clock period	10 = Delay by two ADC clock periods 11 = Delay by three ADC clock periods	
Setup Register 3	3:0	RLCV[3:0]	1111	Controls RLCDAC driving VRLC/V reference voltage or Reset Level C Characteristics section for ranges.		
	5:4	CDSREF[1:0]	01	CDS mode reset timing adjust.		
				00 = Advance 1 MCLK period 01 = Normal	10 = Retard 1 MCLK period 11 = Retard 2 MCLK periods	
	7:6	CHAN[1:0]	00	Monochrome mode channel select.		
				00 = Red channel select 01 = Green channel select	10 = Blue channel select 11 = Reserved	
Software Reset				Any write to Software Reset cause	es all cells to be reset.	
Auto-cycle Reset				Any write to Auto-cycle Reset cau to RINP.	ses the auto-cycle counter to reset	

REGISTER	BIT NO	BIT NAME(S)	DEFAULT	DESCRIPTION
Setup Register 4	0	LINEBYLINE	0	Selects line by line operation 0 = normal operation, 1 = line by line operation.
				When line by line operation is selected MONO is forced to 1 and CHAN[1:0] to 00 internally, ensuring that the correct internal timing signals are produced. Green and Blue PGAs are also disabled to save power.
	1	ACYCNRLC	0	When LINEBYLINE = 0 this bit has no effect. When LINEBYLINE = 1 this bit determines the function of the RLC/ACYC input pin and the input multiplexer and offset/gain register controls. 0 = RLC/ACYC pin enabled for Reset Level Clamp. Internal selection of input and gain/offset multiplexers, 1 = Auto-cycling enabled by pulsing the RLC/ACYC input pin.
				See Table 4, Colour Selection Description in Line-by-Line Mode for colour selection mode details. When auto-cycling is enabled, the RLC/ACYC pin cannot be used for
	2	FME	0	reset level clamping. The RLCINT bit may be used instead. When LINEBYLINE = 0 this bit has no effect. When LINEBYLINE = 1 this bit controls the input force mux mode:
				0 = No force mux, 1 = Force mux mode. Forces the input mux to be selected by FM[1:0] separately from gain and offset multiplexers. See Table 4 for details.
	3	RLCINT	0	When LINEBYLINE = 1 and ACYCNRLC = 1 this bit is used to determine whether Reset Level Clamping is used. 0 = RLC disabled, 1 = RLC enabled.
	5:4	INTM[1:0]	00	Colour selection bits used in internal modes. 00 = Red, 01 = Green, 10 = Blue and 11 = Reserved. See Table 4 for details.
	7:6	FM[1:0]	00	Colour selection bits used in input force mux modes. 00 = Red, 01 = Green, 10 = Blue and 11 = Reserved.
				See Table 4 for details.
Setup Register 5	0	VSMPDET	0	0 = Normal operation, signal on VSMP input pin is applied directly to Timing Control block.
				1 = Programmable VSMP detect circuit is enabled. An internal synchronisation pulse is generated from signal applied to VSMP input pin and is applied to Timing Control block.
	3:1	VDEL[2:0]	000	When VSMPDET = 0 these bits have no effect. When VSMPDET = 1 these bits set a programmable delay from the detected edge of the signal applied to the VSMP pin. The internally generated pulse is delayed by VDEL MCLK periods from the detected edge. See Figure 18, Internal VSMP Pulses Generated for details.
	4	POSNNEG	0	When VSMPDET = 0 this bit has no effect. When VSMPDET = 1 this bit controls whether positive or negative edges are detected:
				 0 = Negative edge on VSMP pin is detected and used to generate internal timing pulse. 1 = Positive edge on VSMP pin is detected and used to generate internal
				timing pulse. See Figure 18 for further details.
Setup Register 6	3:0	SELDIS[3:0]	0000	Selective power disable register - activated when SELPD = 1. Each bit disables respective cell when 1, enabled when 0. SELDIS[0] = Red CDS, PGA SELDIS[1] = Green CDS, PGA SELDIS[2] = Blue CDS, PGA SELDIS[3] = ADC

Table 7 Register Control Bits

RECOMMENDED EXTERNAL COMPONENTS





Figure 26 External Components Diagram

COMPONENT REFERENCE	SUGGESTED VALUE	DESCRIPTION
C1	100nF	De-coupling for DVDD1.
C2	100nF	De-coupling for DVDD2.
C3	100nF	De-coupling for DVDD3.
C4	100nF	De-coupling for AVDD1 and AVDD2.
C5	10nF	High frequency de-coupling between VRT and VRB.
C6	1μF	Low frequency de-coupling between VRT and VRB (non-polarised).
C7	100nF	De-coupling for VRB.
C8	100nF	De-coupling for VRX.
C9	100nF	De-coupling for VRT.
C10	100nF	De-coupling for VRLC.
C11	1μF	Reservoir capacitor for DVDD1.
C12	1μF	Reservoir capacitor for DVDD2 and DVDD3.
C13	1μF	Reservoir capacitor for AVDD1 and AVDD2.

Table 8 External Components Descriptions

PACKAGE DIMENSIONS



Symbols	Dimensions (mm)						
	MIN	NOM	MAX				
Α			1.20				
A ₁	0.05		0.15				
A_2	0.95	1.00	1.05				
b	0.17	0.22	0.27				
С	0.09		0.20				
D	9.00 BSC						
D ₁		7.00 BSC					
E		9.00 BSC					
E ₁		7.00 BSC					
е		0.50 BSC					
L	0.45	0.60	0.75				
Θ	0° 3.5° 7°						
	Tolerances of Form and Position						
ccc	0.08						
	•						
REF:	JE	DEC.95, MS-0)26				

- NOTES:
 A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS.
 B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
 C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM.
 D. MEETS JEDEC.95 MS-026, VARIATION = ABC. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.