

CMOS 4-BIT MICROCONTROLLER


TMP47C210AN, TMP47C410AN
TMP47C210AF, TMP47C410AF

The 47C210A/410A have high breakdown voltage outputs based on the TLC5-47 CMOS series.

PART No.	ROM	RAM	PACKAGE	PIGGYBACK
TMP47C210AN	2048 x 8-bit	128 x 4-bit	SDIP42	TMP47C991E
TMP47C210AF			QFP44	TMP47C991G
TMP47C410AN	4096 x 8-bit	256 x 4-bit	SDIP42	TMP47C991E
TMP47C410AF			QFP44	TMP47C991G


FEATURES

- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time: 1.9µs (at 4.2 MHz)
- ◆ 90 basic instructions
- ◆ Table look-up instructions
- ◆ 5-bit to 8-bit data conversion instruction
- ◆ Subroutine nesting: 15 levels max.
- ◆ 6 interrupt sources (External: 2, Internal: 4)
 All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port (36 pins)
 - Input 2 ports 5 pins
 - Output 5 ports 20 pins
 - I/O 3 ports 11 pins
- ◆ Interval Timer
- ◆ Two 12-bit Timer/Counters
 Timer, event counter, and pulse width measurement mode
- ◆ Serial Interface with 4-bit buffer
 External/internal clock, and leading/trailing edge mode
- ◆ High breakdown voltage outputs
 VFT direct drive capability (max. 42V x 20bits)
- ◆ Hold function
 Battery/Capacitor back-up
- ◆ Real Time Emulator : BM4721A




PIN ASSIGNMENT (TOP VIEW)


(1) SDIP42



(2) QFP44



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS	
K03 - K00	Input	4-bit input port	
P13 - P10	Output	4-bit output port with latch (High breakdown voltage outputs).	
P23 - P20		8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB @HL].	
P43 - P40	Output	4-bit output port with latch (High breakdown voltage outputs)	
P53 - P50			
P63 - P60			
R73 - R70	I/O	4-bit I/O port with latch. When using as input port, the latch must be set to "1"	
R83 (T1)	I/O (Input)	4-bit I/O port with latch.	Timer/Counter 1 external input
R82 ($\overline{\text{INT}}1$)		When used as input port,	External interrupt 1 input
R81 (T2)		external interrupt input pin, or	Timer/Counter 2 external input
R80 ($\overline{\text{INT}}2$)		Timer/Counter external input pin, the latch must be set to "1".	External interrupt 2 input
R92 ($\overline{\text{SCK}}$)	I/O (I/O)	3-bit I/O port with latch.	Serial clock I/O
R91 (SO)	I/O (Output)	When used as input port or serial port, the latch must be set to "1"	Serial data output
R90 (SI)	I/O (Input)		Serial data input
XIN	Input	Resonator connecting pins.	
XOUT	Output	For inputting external clock, XIN is used and XOUT is opened.	
$\overline{\text{RESET}}$	Input	Reset signal input	
$\overline{\text{HOLD}}$ (KE0)	Input (Input)	Hold request/release signal input	Sense input
TEST	Input	Test pin for out-going test, Be opened or fixed to low level.	
VDD	Power supply	+ 5V	
VSS		0V (GND)	

OPERATIONAL DESCRIPTION

The 47C210A/410A are the chip with high breakdown voltage outputs for the TLCS-47 CMOS series. As the function and instruction are equivalent to 47C200A/400A except the high breakdown voltage outputs, the technical data sheets for the 47C200A/400A shall also be referred to.

1. I/O PORTS

The 47C210A/410A have I/O ports (36pins) each as follows :

- ① K0 ; 4-bit input
- ② P1, P2 ; 4-bit output (High breakdown voltage output)
- ③ P4, P5, P6 ; 4-bit output (High breakdown voltage output)
- ④ R7 ; 4-bit input/output
- ⑤ R8 ; 4-bit input/output (Shared by external interrupt input and timer/counter input)
- ⑥ R9 ; 3-bit input/output (Shared by serial part)
- ⑦ KE ; 1-bit sense input (Shared by hold request/release signal input)

This section describes ports of ②, ③ which are changed from the 47C200A/400A.

Table 1-1 lists the port address assignments and the I/O instructions that can access the ports.

1.1 Ports P1/P2 and Ports P4/P5/P6

These are 4-bit high breakdown voltage output ports with latch capable of directly driving vacuum fluorescent tubes (VFT). The latch data are read when an input instruction is executed. During reset, the latch is initialized to "0".

8-bit data can be output through ports P1 and P2 by using the 5-bit to 8-bit data conversion instruction; therefore, these ports can also be effectively utilized as segment output pins.

Ports P4, P5 and P6 can be set and cleared in 1-bit units using the L-register indirect addressing bit manipulation instruction; therefore, these ports can also be effectively utilized as digit output pins.

Figure 1-2 shows an example of driving a vacuum fluorescent tube 8-segment x 12-digit display.




Figure 1-1. Ports P1, P2, P4, P5, P6




Figure 1-2. Example of driving VFT

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS		(V _{SS} = 0V)		
PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		0.5 to 7	V
Input Voltage	V _{IN}		- 0.5 to V _{DD} + 0.5	V
Output Voltage	V _{OUT1}	Except sink open drain pin	- 0.5 to V _{DD} + 0.5	V
	V _{OUT2}	Sink open drain pin	- 0.5 to 10	
	V _{OUT3}	Source open drain pin	- 35 to V _{DD} + 0.5	
Output Current (Per 1 pin)	I _{OUT1}	Ports P1, P2	- 2	mA
	I _{OUT2}	Ports P4, P5, P6	- 25	
	I _{OUT3}	Ports R7, R8, R9	3.5	
Output Current (Total)	ΣI _{OUT2}	Ports P4, P5, P6	- 100	mA
Power Dissipation	PD		600	mW
Soldering Temperature (time)	T _{slid}		260 (10sec)	°C
Storage Temperature	T _{stg}		- 55 to 125	°C
Operating Temperature	T _{opr}		- 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS		(V _{SS} = 0V, T _{opr} = - 30 to 70°C)				
PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		in the Normal mode	4.5	6.0	V
			in the Hold mode	2.0		
Input High Voltage	V _{IH1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis Input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis Input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency	fc			0.4	4.2	MHz

Note. Input Voltage V_{IH3}, V_{IL3}: in the HOLD mode

D.C. CHARACTERISTICS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^{\circ}C)$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V_{HS}	Hysteresis Input		—	0.7	—	V
Input Current	I_{IN1}	Port K0, TEST, RESET, HOLD	$V_{DD} = 5.5V,$	—	—	± 2	μA
	I_{IN2}	Port R (open drain)	$V_{IN} = 5.5V / 0V$				
Input Resistance	R_{IN1}	Port K0 with pull-up/pull-down		30	70	150	$K\Omega$
	R_{IN2}	RESET		100	220	450	
Output Leakage Current	I_{LO1}	Port R (open drain)	$V_{DD} = 5.5V, V_{OUT} = 5.5V$	—	—	2	μA
	I_{LO2}	Port P (open drain)	$V_{DD} = 5.5V, V_{OUT} = -32V$	—	—	-2	
Output High Voltage	V_{OH2}	Ports P1, P2	$V_{DD} = 4.5V, I_{OH} = -1.6mA$	2.4	—	—	V
	V_{OH3}	Ports P4, P5, P6	$V_{DD} = 4.5V, I_{OH} = -10mA$	2.4	—	—	
Output Low Voltage	V_{OL}	Ports R7, R8, R9	$V_{DD} = 4.5V, I_{OL} = 1.6mA$	—	—	0.4	V
Supply Current (in the Normal mode)	I_{DD}		$V_{DD} = 5.5V, f_c = 4MHz$	—	3	6	mA
Supply Current (in the HOLD mode)	I_{DDH}		$V_{DD} = 5.5V$	—	0.5	10	μA

Note 1. Typ. values show those at $T_{opr} = 25^{\circ}C, V_{DD} = 5V$.

Note 2. Input Current I_{IN1} : The current through resistor is not included, when the pull-up/pull-down resistor is contained.

Note 3. Supply Current : $V_{IN} = 5.3V / 0.2V$


The K0 port is opened when the pull-up/pull-down resistor is contained.
The voltage applied to the R port within the valid V_{IL} or V_{IH} .

A.C. CHARACTERISTICS ($V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^\circ C$)


PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t_{cy}		1.9	—	20	μs
High Level Clock Pulse Width	t_{WCH}	For External Clock Operation	80	—	—	ns
Low Level Clock Pulse Width	t_{WCL}					
Shift data Hold Time	t_{SDH}		$0.5t_{cy} - 300$	—	—	ns

Note. Shift data Hold Time :

External circuit for $\overline{SC}\overline{K}$ pin and SO pin



Serial port (completion of transmission)



RECOMMENDED OSCILLATING CONDITIONS ($V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^\circ C$)


(1) 4MHz

Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT} = 30pF$
 KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30pF$

Crystal Oscillator


204B-6F 4.0000 $C_{XIN} = C_{XOUT} = 20pF$
 (TOYOCOM)










(2) 400KHz

Ceramic Resonator

CSB400B (MURATA) $C_{XIN} = C_{XOUT} = 220pF, R_{XOUT} = 6.8K\Omega$
 KBR-400B (KYOCERA) $C_{XIN} = C_{XOUT} = 100pF, R_{XOUT} = 10K\Omega$



TYPICAL CHARACTERISTICS



INPUT/OUTPUT/CIRCUITRY

- (1) Control pins
The input/output circuitries of the 47C210A/410A control pins are similar to those of the 47C200A/400A.
- (2) I/O ports
The input/output circuitries of the 47C210A/410A I/O ports are shown below, any one of the circuitries can be chosen by a code (HA, HB, HC) as a mask option.


PORT	I/O	INPUT/OUTPUT CIRCUITRY and CODE			REMARKS
		HA	HB	HC	
K0	Input				Pull-up/pull-down resistor $R_{IN} = 70K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
P1 P2 P4 P5 P6	Output				Source open drain Initial "Hi-Z" High breakdown Voltage
R7	I/O				Sink open drain Initial "Hi-Z" $R = 1K\Omega$ (typ.)
R8 R9	I/O				Sink open drain Initial "Hi-Z" Hysteresis input $R = 1K\Omega$ (typ.)

CMOS 4-BIT MICROCONTROLLER

TMP47C991E
TMP47C991G

The 47C991, which is equipped with an EPROM as program memory, is a piggyback type evaluator chip used for development and operational confirmation of the 47C210A/410A application systems (programs). The 47C991 is pin compatible with the 47C210A/410A which are mask-programmed ROM devices. The 47C991 is also used for evaluator of 47C212A/412A.

PIN ASSIGNMENT (TOP VIEW)



PIN FUNCTION (Top of the package)

PIN NAME	Input / Output	FUNCTIONS
A11 ~ A0	Output	Program memory address output
I7 ~ I0	Input	Program memory data input
\overline{CE}	Output	Chip enable signal output
\overline{OE}		Output enable signal output
VCC	Power supply	+ 5V (connected with VDD)
GND		0V (connected with VSS)

A.C. CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Address Delay Time	t_{AD}	$V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V$ $C_L = 100pF$ $T_{opr} = -30 \text{ to } 70^\circ C$	-	-	150	ns
Data Setup Time	t_{IS}		150	-	-	ns
Data Hold Time	t_{IH}		50	-	-	ns

NOTES FOR USE

(1) Program memory

The program area depends on the capacity of EPROM. See Figure 1.

When this chip is used as evaluator of the 47C210A/212A, data conversion table for [OUTB @HL] instruction must be allocated at two areas and they must be the same contents as shown in Figure 1 (a). When a 32K EPROM is used, the pins of 1, 2, 27, and 28 on the package are not used.




Figure 1. Program area




Figure 2. RAM addressing

(2) Data memory

The 47C991 contains 256 x 4-bit data memory. When the 47C991 is used as the 47C210A evaluator, programming should be performed assuming that the RAM is assigned to addresses 00H - 0FH and 90H - FFH as shown in Figure 2.

(3) I/O ports

Input/Output circuitries of I/O ports in the 47C991 are similar to the code HA of the 47C210A/410A. When this chip is used as evaluator with other I/O code, it is necessary to provide the external resistors.




Figure 3. I/O code and external circuitry

(4) In case using evaluator for the 47C212A/412A

The 47C991 can be used as the 47C212A/412A evaluator by connecting an external resistor to ports P1, P2 and P4 through P6. Note that, since the 47C212A/412A have no R73 pins, "1" is read out when the input instruction is executed.




Figure 4. For the 47C212A / 412A