

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


# TC74LCX16646AFT

## LOW VOLTAGE 16-BIT BUS TRANSCEIVER / REGISTER WITH 5V TOLERANT INPUTS AND OUTPUTS

The TC74LCX16646AFT is a high performance CMOS 16bit BUS TRANSCEIVER/REGISTER. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

The device is designed for low-voltage (3.3V)  $V_{CC}$  applications, but it could be used to interface to 5V supply environment for both inputs and outputs.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. All inputs are equipped with protection circuits against static discharge.



TSSOP56-P-0061-0.50

Weight : 0.25g (Typ.)

### FEATURES

- Low voltage operation :  $V_{CC} = 2.0 \sim 3.6V$
- High speed operation :  $t_{pd} = 6.0\text{ns}$  (Max.) ( $V_{CC} = 3.0 \sim 3.6V$ )
- Output current :  $|I_{OH}| / |I_{OL}| = 24\text{mA}$  (Min.) ( $V_{CC} = 3.0V$ )
- Latch-up performance :  $\pm 500\text{mA}$
- Package : TSSOP (Thin Shrink Small Outline Package)
- Bidirectional interface between 5V and 3.3V signals.
- Power down protection is provided on all inputs and outputs.


(Note) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.

All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.

961001EBA2


- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

## PIN ASSIGNMENT



(TOP VIEW)

## SYMBOL



## TRUTH TABLE

CONTROL INPUTS						BUS		FUNCTION
OE	DIR	CAB	CBA	SAB	SBA	A	B	
H	X	X*	X*	X	X	INPUT	INPUT	The output functions of A and B Busses are disabled.
						Z	Z	
L	H			X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
		X*	X*	L	X	INPUT	OUTPUT	The data on the A bus are displayed on the B bus.
L	L			L	X	L	L	The data on the A bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
						H	H	
L	L	X*	X*	H	X	X	Qn	The data in the A storage flop-flops are displayed on the B Bus.
				H	X	L	L	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X*	X	L	OUTPUT	INPUT	The data on the B Bus are displayed on the A bus.
					L	L		
L	L	X*		X	L	L	L	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
					H	H		
L	L	X*	X*	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
					H	L	L	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.
						H	H	



X : Don't care


Z : High Impedance

Qn : The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

- \* The clocks are not internally with either  $\overline{OE}$  or DIR. Therefore, data on the A and / or B Busses may be clocked into the storage flip-flops at any time.

## SYSTEM DIAGRAM



**TIMING CHART**

**MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	$V_{CC}$	-0.5~7.0	V
DC Input Voltage (DIR, OE, CAB, CBA, SAB, SBA)	$V_{IN}$	-0.5~7.0	V
DC Bus I/O Voltage	$V_{I/O}$	-0.5~7.0 (Note 1)	V
		-0.5~ $V_{CC}$ + 0.5 (Note 2)	
Input Diode Current	$I_{IK}$	-50	mA
Output Diode Current	$I_{OK}$	$\pm 50$ (Note 3)	mA
DC Output Current	$I_{OUT}$	$\pm 50$	mA
Power Dissipation	$P_D$	400	mW
DC $V_{CC}$ / Ground Current	$I_{CC} / I_{GND}$	$\pm 100$	mA
Storage Temperature	$T_{stg}$	-65~150	°C

(Note 1) Output in Off-State

(Note 2) High or Low State.  $I_{OUT}$  absolute maximum rating must be observed.(Note 3)  $V_{OUT} < GND$ ,  $V_{OUT} > V_{CC}$ **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	$V_{CC}$	2.0~3.6	V
		1.5~3.6 (Note 4)	
Input Voltage (DIR, OE, CAB, CBA, SAB, SBA)	$V_{IN}$	0~5.5	V
Bus I/O Voltage	$V_{I/O}$	0~5.5 (Note 5)	V
		0~ $V_{CC}$ (Note 6)	
Output Current	$I_{OH} / I_{OL}$	$\pm 24$ (Note 7)	mA
		$\pm 12$ (Note 8)	
Operating Temperature	$T_{opr}$	-40~85	°C
Input Rise And Fall Time	$dt/dv$	0~10 (Note 9)	ns/V

(Note 4) Data Retention Only.

(Note 5) Output in Off-State

(Note 6) High or Low State.

(Note 7)  $V_{CC} = 3.0 \sim 3.6V$ (Note 8)  $V_{CC} = 2.7 \sim 3.0V$ (Note 9)  $V_{IN} = 0.8 \sim 2.0V$ ,  $V_{CC} = 3.0V$

**ELECTRICAL CHARACTERISTICS**  
DC CHARACTERISTICS (Ta = -40~85°C)

PARAMETER		SYMBOL	TEST CONDITION		V <sub>CC</sub> (V)	MIN.	MAX.	UNIT	
Input Voltage	"H" Level	V <sub>IH</sub>			2.7~3.6	2.0	—	V	
	"L" Level	V <sub>IL</sub>			2.7~3.6	—	0.8		
Output Voltage	"H" Level	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -100μA	2.7~3.6	V <sub>CC</sub> - 0.2	—	V	
				I <sub>OH</sub> = -12mA	2.7	2.2	—		
				I <sub>OH</sub> = -18mA	3.0	2.4	—		
				I <sub>OH</sub> = -24mA	3.0	2.2	—		
	"L" Level	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 100μA	2.7~3.6	—	0.2	V	
				I <sub>OL</sub> = 12mA	2.7	—	0.4		
				I <sub>OL</sub> = 16mA	3.0	—	0.4		
				I <sub>OL</sub> = 24mA	3.0	—	0.55		
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 0~5.5V		2.7~3.6		—	±5.0	μA	
3-State Output Off-State Current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = 0~5.5V		2.7~3.6		—	±5.0	μA	
Power Off Leakage Current	I <sub>OFF</sub>	V <sub>IN</sub> / V <sub>OUT</sub> = 5.5V		0		—	10.0	μA	
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND		2.7~3.6		—	20.0	μA	
		V <sub>IN</sub> / V <sub>OUT</sub> = 3.6~5.5V		2.7~3.6		—	±20.0		
Increase In I <sub>CC</sub> Per Input	ΔI <sub>CC</sub>	V <sub>IH</sub> = V <sub>CC</sub> - 0.6V		2.7~3.6		—	500		

AC CHARACTERISTIC ( $T_a = -40\sim85^\circ C$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$ (V)	MIN.	MAX.	UNIT
Maximum Clock Frequency	$f_{MAX}$	(Fig.1, 2)	2.7	—	—	MHz
			$3.3 \pm 0.3$	170	—	
Propagation Delay Time ( $A_n, B_n-B_n, A_n$ )	$t_{pLH}$ $t_{pHL}$	(Fig.1, 2)	2.7	—	6.6	ns
			$3.3 \pm 0.3$	1.5	6.0	
Propagation Delay Time ( $CAB, CBA-B_n, A_n$ )	$t_{pLH}$ $t_{pHL}$	(Fig.1, 5)	2.7	—	8.3	ns
			$3.3 \pm 0.3$	1.5	7.5	
Propagation Delay Time ( $SAB, SBA-B_n, A_n$ )	$t_{pLH}$ $t_{pHL}$	(Fig.1, 2)	2.7	—	8.3	ns
			$3.3 \pm 0.3$	1.5	7.5	
Output Enable Time ( $\overline{OE}, DIR-A_n, B_n$ )	$t_{pZL}$ $t_{pZH}$	(Fig.1, 3, 4)	2.7	—	8.3	ns
			$3.3 \pm 0.3$	1.5	7.5	
Output Disable Time ( $\overline{OE}, DIR-A_n, B_n$ )	$t_{pLZ}$ $t_{pHZ}$	(Fig.1, 3, 4)	2.7	—	8.3	ns
			$3.3 \pm 0.3$	1.5	7.5	
Minimum Pulse Width	$t_w(H)$ $t_w(L)$	(Fig.1, 5)	2.7	4.0	—	ns
			$3.3 \pm 0.3$	3.0	—	
Minimum Set-up Time	$t_s$	(Fig.1, 5)	2.7	2.5	—	ns
			$3.3 \pm 0.3$	2.5	—	
Minimum Hold Time	$t_h$	(Fig.1, 5)	2.7	1.5	—	ns
			$3.3 \pm 0.3$	1.5	—	
Output To Output Skew	$t_{osLH}$ $t_{osHL}$	(Note 10)	2.7	—	—	ns
			$3.3 \pm 0.3$	—	1.0	

(Note 10) Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHlm} - t_{pHln}|)$$

DYNAMIC SWITCHING CHARACTERISTICS ( $T_a = 25^\circ C$ , Input  $t_r = t_f = 2.5\text{ ns}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 500\Omega$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$ (V)	TYP.	UNIT
Quiet Output Maximum Dynamic $V_{OL}$	$V_{OLP}$	$V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
Quiet Output Minimum Dynamic $V_{OL}$	$ V_{OLV} $	$V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V

CAPACITIVE CHARACTERISTICS ( $T_a = 25^\circ\text{C}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$ (V)	TYP.	UNIT	
Input Capacitance	$C_{IN}$	DIR, $\overline{OE}$ , CAB, CBA, SAB, SBA	$3.3 \pm 0.3$	7	pF	
Bus Input Capacitance	$C_{I/O}$	An, Bn	$3.3 \pm 0.3$	8	pF	
Power Dissipation Capacitance	$C_{PD}$	$f_{IN} = 10\text{MHz}$	(Note 11)	3.3 ± 0.3	25	pF


(Note 11)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 16 \text{ (per bit)}$$

## TEST CIRCUIT

Fig.1








**AC WAVEFORM**Fig.2  $t_{pLH}$ ,  $t_{pHL}$ Fig.3  $t_{pLZ}$ ,  $t_{pHZ}$ ,  $t_{pZL}$ ,  $t_{pZH}$ 

Fig.4  $t_{pLZ}$ ,  $t_{pHZ}$ ,  $t_{pZL}$ ,  $t_{pZH}$ Fig.5  $t_{pLH}$ ,  $t_{pHL}$ ,  $t_w$ ,  $t_s$ ,  $t_h$ 

## OUTLINE DRAWING

TSSOP56-P-0061-0.50

Unit : mm



Weight : 0.25g (Typ.)