Document Title

128Kx8 High Speed Static RAM(5V Operating), Evolutionary Pin Out. Operated at Commercial Temperature Range.

Revision History

Rev.No.	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with	Design Target.		Jan. 18th, 1995	Design Target
Rev. 1.0	Release to Prelimir 1.1. Replace Desig	nary Data Sheet. n Target to Preliminary		Apr. 22th, 1995	Preliminary
Rev. 2.0	Release to final Da 2.1. Delete Prelimir			Feb. 29th, 1996	Final
Rev. 3.0	Update D.C and A. 3.1. Update D.C par Items Icc Isb Isb1 3.2. Update A.C par Items Icw taw twp1(OE=H) tow	arameters Previous spec. (15/17/20ns part) 190/180/170mA 30mA 10mA	Updated spec. (15/17/20ns part) 165/165/160mA 25mA 8mA Updated spec. (15/17/20ns part) 10/11/12ns 10/11/12ns 10/11/12ns 7/8/9ns	Jul. 16th, 1996	Final
Rev. 4.0	4. 1. Add 32-Pin 30 4. 2. Update D.C at Items Icc tow 4.3. Add the test co 4.4. Add timing dia	C parameters and add 300 00mil-SOJ Package. nd A.C parameters. Previous spec. (15/17/20ns part) 165/165/160mA 3/4/5ns ondition for Voh1 with Vcc= gram to define tWP1 as "(" DE=Low Fixed)"	Updated spec. (15/17/20ns part) 125/125/120mA 3/3/3ns =5V±5% at 25°C	Jun. 2nd, 1997	Final
Rev. 5.0	5.1. Delete 17ns Pa 5.2. Delete 32-SOJ			Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15, 20ns(Max.)
- Low Power Dissipation

Standby (TTL) : 25mA(Max.) (CMOS) : 8mA(Max.)

Operating KM681001A - 15 : 125mA(Max.) KM681001A - 20 : 120mA(Max.)


- Single 5.0V ±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - -No Clock or Refresh required
- · Three State Outputs
- Standard Pin Configuration

KM681001AJ: 32-SOJ-400


GENERAL DESCRIPTION

The KM681001A is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The KM681001A uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM681001A is packaged in a 400mil 32-pin plastic SOJ.

PIN CONFIGURATION(Top View)



FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION

Pin Name	Pin Function
A0 - A16	Address Inputs
WE	Write Enable
CS ₁ , CS ₂	Chip Selects
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc + 0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

^{*} V_{IL}(Min) = -2.0V a.c(Pulse Width≤10ns) for I≤20mA

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN = Vss to Vcc		-2	2	μΑ
Output Leakage Current	lLO	CS₁=VIH or CS₂=VIL or OE=VIH or WE=VIL VOUT=VSS to VCC		-2	2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	15ns	-	125	mA
		CS1=VIL, CS2=VIH, VIN=VIH or VIL, IOUT=0mA	20ns	-	120	
Standby Current	Isb	Min. Cycle, CS1=VIH or CS2=VIL		-	25	mA
	ISB1	f=0MHz, CS 1≥Vcc-0.2V or CS2≤0.2V, VIN≥Vcc-0.2V or VIN≤0.2V		-	8	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	Iон=-4mA		2.4	-	V
	Vон1*	IOH1=-0.1mA		-	3.95	V

^{*} Vcc=5.0V, Temp.=25°C

CAPACITANCE*(TA=25°C, f=1.0MHz)

ltem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*} NOTE : Capacitance is sampled and not 100% tested.




^{**} ViH(Max) = Vcc + 2.0V a.c (Pulse Width≤10ns) for I≤20mA

$\textbf{AC CHARACTERISTICS}(T A=0 \ to \ 70^{\circ}\text{C}, \ V \text{CC}=5.0 \text{V} \pm 10\%, \ unless \ otherwise \ noted.)$


TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681	001A-15	KM681001A-20		Unit
r ai ailletei	Syllibol	Min	Max	Min	Max	Onit
Read Cycle Time	trc	15	-	20	-	ns
Address Access Time	tAA	-	15	-	20	ns
Chip Select to Output	tco*	-	15	-	20	ns
Output Enable to Valid Output	toe	-	8	-	10	ns
Chip Enable to Low-Z Output	tLZ*	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ*	0	6	0	8	ns
Output Disable to High-Z Output	tonz	0	6	0	8	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	15	-	20	ns

NOTE: tco=tco1, tco2/ tLz=tLz1, tLz2/ tHz=tHz1, tHz2




WRITE CYCLE

Parameter	Symbol	KM6810	001A-15	KM681	001A-20	Unit
Farameter	Min		Max	Min	Max	Ullit
Write Cycle Time	twc	15	-	20	-	ns
Chip Select to End of Write	tcw	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Address Valid to End of Write	taw	10	-	12	-	ns
Write Pulse Width(OE High)	twp	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	15	-	20	-	ns
Write Recovery Time	twr*	0	-	0	-	ns
Write to Output High-Z	twHZ	0	8	0	10	ns
Data to Write Time Overlap	tow	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	ns

NOTE: twn=twn1, twn2

TIMMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}_1 = \overline{OE} = V_{IL}$, $CS_2 = \overline{WE} = V_{IH}$)





CMOS SRAM KM681001A


TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



NOTES(READ CYCLE)


- WE is high for read cycle.
 All read cycle timing is referenced from the last valid address to the first transition address.
 thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or Vol
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS}_1=V_{IL}$ and $CS_2=V_{IH}$.
- 7. Address valid prior to coincident with $\overline{\text{CS}}_1$ transition low and CS_2 transition high.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)






TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)




TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{CS}_1 = Controlled$)





CMOS SRAM KM681001A

TIMING WAVEFORM OF WRITE CYCLE(4) (CS2 = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS}_1 , a high CS₂ and a low \overline{WE} . A write begins at the latest transition \overline{CS}_1 going low, a CS2 going high and WE going low; A write ends at the earliest transition CS1 going high, CS2 going low or WE going high. twp is measured from the beginning of write to the end of write.

 3. tcw is measured from the later of \overline{CS}_1 going low or CS_2 going high to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn1 applied in case a write ends as CS1 or WE going high. twn2 applied in case a write ends as CS2 going low.
- 6. If OE, OS, and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}_1$ goes low and CS_2 goes high simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance
- 9. Dout is the read data of the new address.
 10. When $\overline{CS_1}$ is low and CS_2 is high: I/O pins are in the output state. The input signals in the opposite phase leading to the output state. put should not be applied.

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	WE	ŌĒ	Mode	I/O Pin	Supply Current
Н	X	Х	X*	Not Select	High-Z	ISB, ISB1
Х	L	Х	Х	Not Select	High-Z	ISB, ISB1
L	Н	Н	Н	Output Disable	High-Z	Icc
L	Н	Н	L	Read	Dout	Icc
L	Н	L	Х	Write	DIN	Icc

^{*} NOTE: X means Don't Care.



PACKAGE DIMENSIONS

32-SOJ-400 Units:millimeters/Inches

