

# High Accuracy Low I<sub>0</sub>, 500 mA anyCAP® Adjustable Low Dropout Regulator

**ADP3334** 

#### **FEATURES**

High Accuracy Over Line and Load: ±0.9% @ 25°C, ±1.8% over Temperature

Ultralow Dropout Voltage: 200 mV (Typ) @ 500 mA

Requires Only C<sub>O</sub> = 1.0 μF for Stability
anyCAP = Stable with Any Type of Capacitor
(Including MLCC)

Current and Thermal Limiting

Low Noise

Low Shutdown Current: < 1.0 μA (Typ)

2.6 V to 11 V Supply Range


1.5 V to 10 V Output Range

-40°C to +85°C Ambient Temperature Range

Thermally-Enhanced 8-Lead SO Package

APPLICATIONS
Cellular Phones
Camcorders, Cameras
Networking Systems, DSL/Cable Modems
Cable Set-Top Boxes
DSP Supplies
Personal Digital Assistants

#### **FUNCTIONAL BLOCK DIAGRAM**



#### GENERAL DESCRIPTION

The ADP3334 is a member of the ADP333x family of precision low dropout anyCAP voltage regulators. The ADP3334 operates with an input voltage range of 2.6 V to 11 V and delivers a continuous load current up to 500 mA. The novel anyCAP architecture requires only a very small 1  $\mu F$  output capacitor for stability, and the LDO is insensitive to the capacitor's equivalent series resistance (ESR). This makes ADP3334 stable with any capacitor, including ceramic (MLCC) types for space restricted applications.

The ADP3334 achieves exceptional accuracy of  $\pm 0.9\%$  at room temperature and  $\pm 1.8\%$  over temperature, line, and load. The dropout voltage of the ADP3334 is only 200 mV (typical) at 500 mA. This device also includes a safety current limit, thermal overload protection and a shutdown feature. In shutdown mode, the ground current is reduced to less than 1  $\mu A$ . The ADP3334 has low quiescent current 90  $\mu A$  (typical) in light load situations.




Figure 1. Typical Application Circuit

The ADP3334 also features ADI's thermally enhanced Thermal Coastline package. This allows 1 W of power dissipation without any external heat sinking.

anyCAP is a registered trademark of Analog Devices, Inc.

#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2001

 $ADP3334 - SPECIFICATIONS^{1, 2, 3} \text{ (V}_{\text{IN}} = 6.0 \text{ V, C}_{\text{IN}} = \text{C}_{\text{OUT}} = 1.0 \text{ } \mu\text{F, T}_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C, unless otherwise noted.)}$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
OUTPUT						
Voltage Accuracy <sup>4</sup>	V <sub>OUT</sub>	$\begin{aligned} V_{IN} &= V_{OUT(NOM)} + 0.4 \text{ V to } 11 \text{ V} \\ I_L &= 0.1 \text{ mA to } 500 \text{ mA} \\ T_A &= 25^{\circ}\text{C} \end{aligned}$	-0.9		+0.9	%
		$V_{IN} = V_{OUT(NOM)} + 0.4 \text{ V to } 11 \text{ V}$ $I_L = 0.1 \text{ mA to } 500 \text{ mA}$ $T_A = 85^{\circ}\text{C}$	-1.8		+1.8	%
		$V_{IN} = V_{OUT(NOM)} + 0.4 \text{ V to } 11 \text{ V}$ $I_L = 0.1 \text{ mA to } 500 \text{ mA}$ $T_J = 150^{\circ}\text{C}$	-2.3		+2.3	%
Line Regulation <sup>4</sup>		$V_{IN} = V_{OUT(NOM)} + 0.4 \text{ V to } 11 \text{ V}$ $I_L = 0.1 \text{ mA}$ $T_A = 25^{\circ}\text{C}$		0.04		mV/V
Load Regulation		$I_L = 0.1 \text{ mA to } 500 \text{ mA}$ $T_A = 25^{\circ}\text{C}$		0.04		mV/mA
Dropout Voltage	$V_{DROP}$	$V_{OUT} = 98\%$ of $V_{OUT(NOM)}$				
		$I_L = 500 \text{ mA}$		200	400	mV
		$I_L = 300 \text{ mA}$		140	250	mV
		$I_L = 100 \text{ mA}$		60	140	mV
Deals I and Comment	т	$I_L = 1 \text{ mA}$		10		mV
Peak Load Current Output Noise	$I_{LDPK}$	$V_{IN} = V_{OUT(NOM)} + 1 V$ $f = 10 \text{ Hz}-100 \text{ kHz}, C_L = 10 \mu\text{F}$		800 27		mA μV rms
Output Noise	V <sub>NOISE</sub>	$I_{L} = 500 \text{ mA}, C_{NR} = 10 \text{ nF}$		۵1		μντιιις
		$f = 10 \text{ Hz} - 100 \text{ kHz}, C_L = 10 \text{ µF}$		45		μV rms
		$I_L = 500 \text{ mA}, C_{NR} = 0 \text{ nF}$		10		μντιιισ
GROUND CURRENT <sup>5</sup>						
In Regulation	$I_{GND}$	$I_L = 500 \text{ mA}$		4.5	10	mA
-		$I_L = 300 \text{ mA}$		2.6	6	mA
		$I_L = 50 \text{ mA}$		0.5	1.5	mA
		$I_L = 0.1 \text{ mA}$		90	130	μΑ
In Dropout	$I_{GND}$	$V_{IN} = V_{OUT(NOM)} - 100 \text{ mV}$		150	450	μΑ
In Shutdown	I <sub>GNDSD</sub>	$I_L = 0.1 \text{ mA}$ SD = 6 V, $V_{IN} = 11 \text{ V}$		0.9	3	μΑ
	1GNDSD	3D = 0 V, V <sub>IN</sub> = 11 V		0.0		μΑ
SHUTDOWN Threshold Voltage	\ \v	I DO OFF	2.0			V/
Threshold Voltage	$V_{THSD}$	LDO OFF LDO ON	2.0		0.4	V V
SD Input Current	$I_{SD}$	$0 \le SD \le 5 V$		1.2	3	μA
Output Current In Shutdown	I <sub>OSD</sub>	$T_{A} = 25^{\circ}C, V_{IN} = 11 \text{ V}$		0.01	5	μΑ
Surpar Surrent in Shutuswii	102D	$T_A = 25 \text{ C}, V_{IN} = 11 \text{ V}$ $T_A = 85^{\circ}\text{C}, V_{IN} = 11 \text{ V}$		0.01	5	μΑ

Specifications subject to change without notice.

REV. 0

NOTES  $^{1}\text{All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC) methods.} \\ ^{2}\text{Ambient temperature of 85°C corresponds to a junction temperature of 125°C under pulsed full load test conditions.} \\ ^{3}\text{Application stable with no load.} \\ ^{4}V_{1N} = 2.6 \text{ V to } 11 \text{ V for models with } V_{OUT(NOM)} \leq 2.2 \text{ V.} \\ ^{5}\text{Ground current includes current through external resistors.} \\$ 

#### ABSOLUTE MAXIMUM RATINGS\*

Input Supply Voltage0.3 V to +16 V
Shutdown Input Voltage0.3 V to +16 V
Power Dissipation Internally Limited
Operating Ambient Temperature Range40°C to +85°C
Operating Junction Temperature Range40°C to +150°C
Storage Temperature Range65°C to +150°C
$\theta_{JA}$ 2-Layer
θ <sub>JA</sub> 4-Layer
Lead Temperature Range (Soldering 6 sec) 300°C
*This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged.


#### **ORDERING GUIDE**

Model	Output	Package Description	Package Option
ADP3334AR	ADJ	Standard Small Outline Package (SOIC-8)	SO-8

#### PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	GND	Ground Pin.
2	SD	Shutdown Control. Pulling this pin low turns on the regulator.
3, 4	IN	Regulator Input.
5, 6	OUT	Output. Bypass to ground with a 1.0 μF or larger capacitor.
7	FB	Feedback Input. FB should be connected to an external resistor divider which sets the output voltage.
8	NC	No connection.

#### PIN CONFIGURATION




#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3334 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. 0 -3-


## **ADP3334–Typical Performance Characteristics**




TPC 1. Line Regulation Output Voltage vs. Supply Voltage




TPC 2. Output Voltage vs. Load Current




TPC 3. Ground Current vs. Supply Voltage




TPC 4. Ground Current vs. Load Current




TPC 5. Output Voltage Variation % vs. Junction Temperature




TPC 6. Ground Current vs. Junction Temperature



TPC 7. Dropout Voltage vs. Output Current




TPC 8. Power-Up/Power-Down




TPC 9. Power-Up Response

-4- REV. 0


## ADP3334




TPC 10. Line Transient Response




TPC 11. Line Transient Response




TPC 12. Load Transient Response




TPC 13. Load Transient Response




TPC 14. Short Circuit Current




TPC 15. Turn Off/On Response



TPC 16. Power Supply Ripple Rejection



TPC 17. RMS Noise vs.  $C_L$  (10 Hz–100 kHz)



TPC 18. Output Noise Density

REV. 0 -5-

### **ADP3334**

#### THEORY OF OPERATION

The new anyCAP LDO ADP3334 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2 which is varied to provide the available output voltage option. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.




Figure 2. Functional Block Diagram

A very high gain error amplifier is used to control this loop. The amplifier is constructed in such a way that equilibrium produces a large, temperature-proportional input, "offset voltage" that is repeatable and very well controlled. The temperature-proportional offset voltage is combined with the complementary diode voltage to form a "virtual bandgap" voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the trade-off of noise sources that leads to a low noise design.

The R1, R2 divider is chosen in the same ratio as the bandgap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1 and a second divider consisting of R3 and R4, the values can be chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider thus avoiding the error resulting from base current loading in conventional circuits.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole-splitting arrangement to achieve reduced sensitivity to the value, type, and ESR of the load capacitance.

Most LDOs place very strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

With the ADP3334 anyCAP LDO, this is no longer true. It can be used with virtually any good quality capacitor, with no constraint on the minimum ESR. This innovative design allows the circuit to be stable with just a small 1  $\mu F$  capacitor on the output. Additional advantages of the pole-splitting scheme include

superior line noise rejection and very high regulator gain, which leads to excellent line and load regulation. An impressive  $\pm 1.8\%$  accuracy is guaranteed over line, load, and temperature.

Additional features of the circuit include current limit and thermal shutdown.

#### APPLICATION INFORMATION

#### **Capacitor Selection**

Output Capacitors: as with any micropower device, output transient response is a function of the output capacitance. The ADP3334 is stable with a wide range of capacitor values, types and ESR (anyCAP). A capacitor as low as 1  $\mu F$  is all that is needed for stability; larger capacitors can be used if high output current surges are anticipated. The ADP3334 is stable with extremely low ESR capacitors (ESR  $\approx$  0), such as multilayer ceramic capacitors (MLCC) or OSCON. Note that the effective capacitance of some capacitor types may fall below the minimum over temperature or with DC voltage.

#### **Input Bypass Capacitor**

An input bypass capacitor is not strictly required but is advisable in any application involving long input wires or high source impedance. Connecting a 1  $\mu F$  capacitor from IN to ground reduces the circuit's sensitivity to PC board layout. If a larger value output capacitor is used, then a larger value input capacitor is also recommended.

#### **Noise Reduction**

A noise reduction capacitor ( $C_{NR}$ ) can be placed between the output and the feedback pin to further reduce the noise by 6 dB–10 dB (TPC 18). Low leakage capacitors in 100 pF to 1 nF range provide the best performance. Since the feedback pin (FB) is internally connected to a high impedance node, any connection to this node should be carefully done to avoid noise pickup from external sources. The pad connected to this pin should be as small as possible and long PC board traces are not recommended.

When adding a noise reduction capacitor, maintain a minimum load current of 1 mA when not in shutdown.

It is important to note that as  $C_{NR}$  increases, the turn-on time will be delayed. With  $C_{NR}$  values of 1 nF, this delay may be on the order of several milliseconds.




Figure 3. Typical Application Circuit

#### **Output Voltage**

The ADP3334 has an adjustable output voltage that can be set by an external resistor divider. The output voltage will be divided by R1 and R2, and then fed back to the FB pin.

-6- REV. 0

In order to have the lowest possible sensitivity of the output voltage to temperature variations, it is important that the parallel resistance of R1 and R2 is always 50 k $\Omega$ .

$$\frac{R1 \times R2}{R1 + R2} = 50 \ k\Omega$$

Also, for the best accuracy over temperature the feedback voltage should be set for 1.178 V:

$$V_{FB} = V_{OUT} \times \left(\frac{R2}{R1 + R2}\right)$$

where  $V_{OUT}$  is the desired output voltage and  $V_{FB}$  is the "virtual bandgap" voltage. Note that  $V_{FB}$  does not actually appear at the FB pin due to loading by the internal PTAT current.

Combining the above equations and solving for R1 and R2 gives the following formulas:

$$R1 = 50 \ k\Omega \times \frac{V_{OUT}}{V_{FB}}$$

$$R2 = \frac{50 \ k\Omega}{\left(1 - \frac{V_{FB}}{V_{OUT}}\right)}$$

**Table I. Feedback Resistor Selection** 

$V_{OUT}(V)$	<b>R1(1% Resistor) (k</b> $\Omega$ )	<b>R2 (1% Resistor) (k</b> Ω)
1.5	63.4	232
1.8	76.8	147
2.2	93.1	107
2.7	115	88.7
3.3	140	78.7
5	210	64.9
10	422	56.2

#### **Thermal Overload Protection**

The ADP3334 is protected against damage from excessive power dissipation by its thermal overload protection circuit which limits the die temperature to a maximum of 165°C. Under extreme conditions (i.e., high ambient temperature and power dissipation) where die temperature starts to rise above 165°C, the output current is reduced until the die temperature has dropped to a safe level. The output current is restored when the die temperature is reduced.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation should be externally limited so that junction temperatures will not exceed 150°C.

#### **Calculating Junction Temperature**

Device power dissipation is calculated as follows:

$$P_D = (V_{IN} - V_{OUT}) I_{LOAD} + (V_{IN}) I_{GND}$$

Where  $I_{LOAD}$  and  $I_{GND}$  are load current and ground current,  $V_{IN}$  and  $V_{OUT}$  are input and output voltages respectively.

Assuming  $I_{LOAD}$  = 400 mA,  $I_{GND}$  = 4 mA,  $V_{IN}$  = 5.0 V and  $V_{OUT}$  = 2.8 V, device power dissipation is:

$$P_D = (5 - 2.8) \ 400 \ mA + 5.0 \ (4 \ mA) = 900 \ mW$$

The proprietary package used in the ADP3334 has a thermal resistance of 86.6°C/W, significantly lower than a standard SOIC-8 package. Assuming a 4-layer board, the junction temperature rise above ambient temperature will be approximately equal to:

$$\Delta T_{IA} = 0.900 \ W \times 86.6^{\circ} \ C/W = 77.9^{\circ} \ C$$

To limit the maximum junction temperature to 150°C, maximum allowable ambient temperature will be:

$$T_{AMAX} = 150^{\circ}C - 77.9^{\circ}C/W = 72.1^{\circ}C$$

#### **Printed Circuit Board Layout Consideration**

All surface mount packages rely on the traces of the PC board to conduct heat away from the package.

In standard packages the dominant component of the heat resistance path is the plastic between the die attach pad and the individual leads. In typical thermally enhanced packages one or more of the leads are fused to the die attach pad, significantly decreasing this component. To make the improvement meaningful, however, a significant copper area on the PCB must be attached to these fused pins.

The patented thermal coastline lead frame design of the ADP3334 uniformly minimizes the value of the dominant portion of the thermal resistance. It ensures that heat is conducted away by all pins of the package. This yields a very low 86.6°C/W thermal resistance for an SOIC-8 package, without any special board layout requirements, relying only on the normal traces connected to the leads. This yields a 15% improvement in heat dissipation capability as compared to a standard SOIC-8 package. The thermal resistance can be decreased by, approximately, an additional 10% by attaching a few square cm of copper area to the IN or OUT pins of the ADP3334 package.

It is not recommended to use solder mask or silkscreen on the PCB traces adjacent to the ADP3334's pins since it will increase the junction-to-ambient thermal resistance of the package.

#### **Shutdown Mode**

Applying a TTL high signal to the shutdown (SD) pin or tying it to the input pin, will turn the output OFF. Pulling SD down to 0.4 V or below, or tying it to ground will turn the output ON. In shutdown mode, quiescent current is reduced to much less than 1  $\mu A.$ 

REV. 0 -7-

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 8-Lead SOIC (R-8)

